ChipFind - Datasheet

Part Number HI-307

Download:  PDF   ZIP
1
TM
File Number
3125.4
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143
|
Intersil and Design is a trademark of Intersil Corporation.
|
Copyright
©
Intersil Corporation 2000
HI-301 thru HI-307
CMOS Analog Switches
The HI-301 thru HI-307 series of switches are monolithic
devices fabricated using CMOS technology and the Intersil
dielectric isolation process. These switches feature break
before-make switching, low and nearly constant ON
resistance over the full analog signal range, and low power
dissipation, (a few mW for the Hl-301 and HI-303, a few
hundred mW for the HI-307).
The HI-301 and HI-303 are TTL compatible and have a logic
"0" condition with an input less than 0.8V and a logic "1"
condition with an input greater than 4V. The HI-307 switches
are CMOS compatible and have a low state with an input
less than 3.5V and a high state with an input greater than
11V. (See pinouts for switch conditions with a logic "1" input.)
Features
· Analog Signal Range (
±
15V Supplies) . . . . . . . . . .
±
15V
· Low Leakage at 25
o
C . . . . . . . . . . . . . . . . . . . . . . . 40pA
· Low Leakage at 125
o
C . . . . . . . . . . . . . . . . . . . . . . . 1nA
· Low On Resistance at 25
o
C . . . . . . . . . . . . . . . . . . . 35
· Break-Before-Make Delay . . . . . . . . . . . . . . . . . . . . 60ns
· Charge Injection . . . . . . . . . . . . . . . . . . . . . . . . . . . 30pC
· TTL, CMOS Compatible
· Symmetrical Switch Elements
· Low Operating Power (Typ for Hl-301 and HI-303) . . 1.0mW
Applications
· Sample and Hold (i.e., Low Leakage Switching)
· Op Amp Gain Switching (i.e., Low On Resistance)
· Portable, Battery Operated Circuits
· Low Level Switching Circuits
· Dual or Single Supply Systems
Functional Diagram
Pinouts
Switch States Shown For A Logic "1" Input
SPST HI-301
(SOIC)
TOP VIEW
DUAL SPDT HI-303 (CERDIP, SOIC)
HI-307 (CERDIP)
TOP VIEW
Ordering Information
PART
NUMBER
TEMP.
RANGE (
o
C)
PACKAGE
PKG. NO.
HI9P0301-5
0 to 75
14 Ld SOIC
M14.15
HI1-0303-2
-55 to 125
14 Ld CERDIP
F14.3
HI1-0303-5
0 to 75
14 Ld CERDIP
F14.3
HI9P0303-5
0 to 75
14 Ld SOIC
M14.15
HI9P0303-9
-40 to 85
14 Ld SOIC
M14.15
HI1-0307-5
0 to 75
14 Ld CERDIP
F14.3
S
N
IN
P
D
LOGIC
SW1
SW2
0
OFF
ON
1
ON
OFF
NC
D
1
NC
S
1
NC
IN
GND
V+
D
2
NC
S
2
NC
NC
V-
1
2
3
4
5
6
7
14
13
12
11
10
9
8
LOGIC
SW1, SW2
SW3, SW4
0
OFF
ON
1
ON
OFF
1
2
3
4
5
6
7
14
13
12
11
10
9
8
NC
S
3
D
3
D
1
S
1
IN
1
GND
V+
S
4
D
4
D
2
S
2
IN
2
V-
Data Sheet
March 2000
2
Schematic Diagrams
SWITCH CELL
DIGITAL INPUT BUFFER AND LEVEL SHIFTER
MN2B
IN
MN3B
A
MP4B
MP3B
MP2B
MN4B
MP5B
V+
MN6B
V-
OUT
MP1B
A
MN1B
MP3A
MN3A
MP4A
MN4A
MP2A
MN2A
MP1A
MN1A
D2A
200
V+
LOGIC
GND
V-
IN
MP5A
MN5A
MP6A
MN6A
MP7A
MN7A
MP8A
MN8A
A
A
SWITCH CELL DRIVER
(ONE PER SWITCH CELL)
D1A
HI-301 thru HI-307
3
Absolute Maximum Ratings
Thermal Information
Voltage Between Supplies (V+ to V-) . . . . . . . . . . . . . . . .44V (
±
22V)
Digital Input Voltage . . . . . . . . . . . . . . . . . . . . . . (V+) +4V to (V-) -4V
Analog Input Voltage . . . . . . . . . . . . . . . . . . (V+) +1.5V to (V-) -1.5V
Typical Derating Factor . . . . . . . . . 1.5mA/MHz Increase in ICCOP
ESD Classification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Class 1
Operating Conditions
Temperature Range
HI-3XX-2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -55
o
C to 125
o
C
HI-3XX-5. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0
o
C to 75
o
C
HI-3XX-9. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -40
o
C to 85
o
C
Thermal Resistance (Typical, Note 1)
JA
(
o
C/W)
JC
(
o
C/W)
CERDIP Package . . . . . . . . . . . . . . . . .
95
40
SOIC Package . . . . . . . . . . . . . . . . . . .
120
N/A
Maximum Junction Temperature
Ceramic Packages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 175
o
C
Plastic Packages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150
o
C
Maximum Storage Temperature Range . . . . . . . . . . -65
o
C to 150
o
C
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . 300
o
C
(SOIC - Lead Tips Only)
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
1.
JA
is measured with the component mounted on an evaluation PC board in free air.
Electrical Specifications
Supplies = +15V, -15V; V
IN
= Logic Input. HI-301 and HI-303: V
IN
- for Logic "1" = 4V, for Logic "0" = 0.8V.
HI-307: V
IN
- for Logic "1" = 11V, for Logic "0" = 3.5V, Unless Otherwise Specified
PARAMETER
TEMP
(
o
C)
-2
-5, -9
UNITS
MIN
TYP
MAX
MIN
TYP
MAX
DYNAMIC CHARACTERISTICS
Switch ON Time, t
ON
(Note 13)
25
-
210
300
-
210
300
ns
Switch OFF Time, t
OFF
(Note 13)
25
-
160
250
-
160
250
ns
Switch ON Time, t
ON
(Note 14)
25
-
160
250
-
160
250
ns
Switch OFF Time, t
OFF
(Note 14)
25
-
100
150
-
100
150
ns
Break-Before-Make Delay, t
OPEN
25
-
60
-
-
60
-
ns
Charge Injection Voltage,
V (Note 7)
25
-
3
-
-
3
-
mV
OFF Isolation (Note 6)
25
-
60
-
-
60
-
dB
Input Switch Capacitance, C
S(OFF)
25
-
16
-
-
16
-
pF
Output Switch Capacitance, C
D(OFF)
25
-
14
-
-
14
-
pF
Output Switch Capacitance, C
D(ON)
25
-
35
-
-
35
-
pF
Digital Input Capacitance, C
IN
25
-
5
-
-
5
-
pF
DIGITAL INPUT CHARACTERISTICS
Input Low Level, V
INL
(Note 13)
Full
-
-
0.8
-
-
0.8
V
Input High Level, V
INH
(Note 13)
Full
4
-
-
4
-
-
V
Input Low Level, V
INL
(Note 14)
Full
-
-
3.5
-
-
3.5
V
Input High Level, V
INH
(Note 14)
Full
11
-
-
11
-
-
V
Input Leakage Current (Low), I
INL
(Note 5)
Full
-
-
1
-
-
1
µ
A
Input Leakage Current (High), I
INH
(Note 5)
Full
-
-
1
-
-
1
µ
A
ANALOG SWITCH CHARACTERISTICS
Analog Signal Range
Full
-15
-
+15
-15
-
+15
V
ON Resistance, r
ON
(Note 2)
25
-
35
50
-
35
50
Full
-
40
75
-
40
75
OFF Input Leakage Current, I
S(OFF)
(Note 3)
25
-
0.04
1
-
0.04
5
nA
Full
-
1
100
-
0.2
100
nA
HI-301 thru HI-307
4
OFF Output Leakage Current, I
D(OFF)
(Note 3)
25
-
0.04
1
-
0.04
5
nA
Full
-
1
100
-
0.2
100
nA
ON Leakage Current, I
D(ON)
(Note 4)
25
-
0.03
1
-
0.03
5
nA
Full
-
0.5
100
-
0.2
100
nA
POWER SUPPLY CHARACTERISTICS
Current, I+ (Notes 8, 13)
25
-
0.09
0.5
-
0.09
0.5
mA
Full
-
-
1
-
-
1
mA
Current, I- (Notes 8, 13)
25
-
0.01
10
-
0.01
100
µ
A
Full
-
-
100
-
-
-
µ
A
Current, I+ (Notes 9, 13)
25
-
0.01
10
-
0.01
100
µ
A
Full
-
-
100
-
-
-
µ
A
Current, I- (Notes 9, 13)
25
-
0.01
10
-
0.01
100
µ
A
Full
-
-
100
-
-
-
µ
A
Current, I+ (Notes 10, 14)
25
-
0.01
10
-
0.01
100
µ
A
Full
-
-
100
-
-
-
µ
A
Current, I- (Notes 10, 14)
25
-
0.01
10
-
0.01
100
µ
A
Full
-
-
100
-
-
-
µ
A
Current, I+ (Notes 11, 14)
25
-
0.01
10
-
0.01
100
µ
A
Full
-
-
100
-
-
-
µ
A
Current, I- (Notes 11, 14)
25
-
0.01
10
-
0.01
100
µ
A
Full
-
-
100
-
-
-
µ
A
NOTES:
2. V
S
=
±
10V, I
OUT
=
10mA. On resistance derived from the voltage measured across the switch under these conditions.
3. V
S
=
±
14V, V
D
=
14V.
4. V
S
= V
D
=
±
14V.
5. The digital inputs are diode protected MOS gates and typical leakages of 1nA or less can be expected.
6. V
S
= 1V
RMS
, f = 500kHz, C
L
= 15pF, R
L
= 1K.
7. V
S
= 0V, C
L
= 10nF, Logic Drive = 5V pulse (HI-301 - 303), 15V pulse (HI-307). Switches are symmetrical; S and D may be interchanged. Charge
Injection = Q = C
L
x
V.
8. V
IN
= 4V (one input, all other inputs = 0V).
9. V
IN
= 0.8V (all inputs).
10. V
IN
= 15V (all inputs).
11. V
IN
= 0V (all inputs).
12. To drive from DTL/TTL circuits, pullup resistors to +5V supply are recommended.
13. HI-301 thru HI-303 only.
14. HI-307 only.
Electrical Specifications
Supplies = +15V, -15V; V
IN
= Logic Input. HI-301 and HI-303: V
IN
- for Logic "1" = 4V, for Logic "0" = 0.8V.
HI-307: V
IN
- for Logic "1" = 11V, for Logic "0" = 3.5V, Unless Otherwise Specified (Continued)
PARAMETER
TEMP
(
o
C)
-2
-5, -9
UNITS
MIN
TYP
MAX
MIN
TYP
MAX
HI-301 thru HI-307
5
Test Circuits and Waveforms
FIGURE 1A. TEST CIRCUIT
FIGURE 1B. MEASUREMENT POINTS
FIGURE 1. SWITCH t
ON
AND t
OFF
FIGURE 2A. TEST CIRCUIT
FIGURE 2B. TTL LOGIC INPUT
FIGURE 2C. CMOS LOGIC INPUT
FIGURE 2D. V
ANALOG
= 10V
SWITCH TYPE
V
INH
HI-301 and HI-303
4V
HI-307
15V
15V
V+
D
R
L
300
C
L
33pF
V-
-15V
GND
LOGIC
V
S
= +3V
S
INPUT
V
O
SWITCH
OUTPUT
LOGIC "1" = SWITCH ON
LOGIC
INPUT
0V
V
S
0V
SWITCH
OUTPUT
V
INH
50%
50%
10%
90%
t
ON
t
OFF
+15V
V+
D
R
L
10k
C
L
10pF
V-
-15V
GND
V
LOGIC
V
GEN
R
GEN
= 0
S
IN
HI-301 AND HI-303
TIME (
µ
s)
6
4
2
0
0
0.4
0.8
1.2
1.6
LOGIC INPUT (V)
LOGIC INPUT
HI-307
TIME (
µ
s)
15
10
5
0
0
0.4
0.8
1.2
1.6
LOGIC INPUT (V)
LOGIC INPUT
TIME (
µ
s)
10
5
0
0
0.4
0.8
1.2
1.6
OUTPUT V
O
L
T
A
GE (V)
V
GEN
= 10V
(NOTE 16)
HI-301 thru HI-307