Search Results

  1. IDT72V3690 ⎯⎯⎯ 32,768 x 36 ••• Up to 166 MHz Operation of the Clocks ••• User selectable Asynchronous read and/or write ports (PBGA Only) ••• User selectable input and output port bus-sizing - x36 in to x36 out - x36 in to x18 out - x36 in to x9 out - x18 in to x36 out - x9 in to x36 out

  2. IDT72V3690 - 32,768 x 36 • Up to 166 MHz Operation of the Clocks • User selectable Asynchronous read and/or write ports (PBGA Only) • User selectable input and output port bus-sizing - x36 in to x36 out - x36 in to x18 out - x36 in to x9 out - x18 in to x36 out - x9 in to x36 out • Pin to Pin compatible to the higher density of ...

  3. 3.3V HIGH-DENSITY SUPERSYNC™ II 36-BIT FIFO 1,024 x 36, 2,048 x 36 4,096 x 36, 8,192 x 36 16,384 x 36, 32,768 x 36, IDT72V3690 Datasheet, IDT72V3690 circuit, IDT72V3690 data sheet : RENESAS, alldatasheet, Datasheet, Datasheet search site for Electronic Components and Semiconductors, integrated circuits, diodes, triacs and other semiconductors.

  4. IDT72V3690 ⎯ 32,768 x 36 • Up to 166 MHz Operation of the Clocks • User selectable Asynchronous read and/or write ports (PBGA Only) • User selectable input and output port bus-sizing - x36 in to x36 out - x36 in to x18 out - x36 in to x9 out - x18 in to x36 out - x9 in to x36 out

  5. Features. Pin to Pin compatible to the higher density IDT72V361x0. Up to 166 MHz Operation of the Clocks. User selectable Asynchronous read and/or write ports (PBGA Only) User selectable input and output port bus-sizing. 5V input tolerant. Auto power down minimizes standby power consumption. Master Reset clears entire FIFO.

  6. Download IDT72V3690 PDF File. Description. 3.3 VOLT HIGH-DENSITY SUPERSYNC™ II 36-BIT FIFO 1,024 x 36, 2,048 x 36 4,096 x 36, 8,192 x 36 16,384 x 36, ...

  7. IDT72V3690 Price, IDT72V3690 Stock, Buy IDT72V3690 from electronic components distributors. Instant result for IDT72V3690