Search Results
description. The CDC2509A is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) cloc k driver. It uses a PLL. to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clo ck (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDC2509A operates at 3 .3-V V CC and provides.
The CDC2509A is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal.
The CDC2509A is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDC2509A operates at 3.3-V VCC and provides
description. The CDC2509A is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) cloc k driver. It uses a PLL. to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clo ck (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDC2509A operates at 3 .3-V V CC and provides.
GNDDrop-In Replacement for TI CDC2509A With Enhanced Performance Jitter (cyc − cyc) at 66 MHz to 100 MHz is |100 ps| Available in Plastic 24-Pin TSSOP Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications Distributes One Clock Input to One Bank of Five and One Bank of Four Outputs Separate Output Enable for Each Output Bank
Drop-In Replacement for TI CDC2509A With Enhanced Performance; Jitter (cyc - cyc) at 66 MHz to 100 MHz is |100 ps| Available in Plastic 24-Pin TSSOP; Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications; Distributes One Clock Input to One Bank of Five and One Bank of Four Outputs; Separate Output Enable for Each Output Bank
CDC2509APWR Texas Instruments Clock Drivers & Distribution 3.3V Clock datasheet, inventory, & pricing.
