Search Results
The AT697E is a highly integrated, high-performance 32-bit RISC embedded processor based on the SPARC V8 architecture. The implementation is based on the European Space Agency (ESA) LEON2 fault tolerant model. By executing powerful instructions in a single clock cycle, the AT697E achieves throughputs approaching 1MIPS per MHz,
It brings up-to-date functionality and performance for space application. It only requires memory and application specific peripherals to be added to form a complete on-board computer.It has improved radiation capabilities over the AT697, up to 300krads, and corrects all the bugs described in the AT697E errata sheet.
Part #: AT697E. Download. File Size: 227Kbytes. Page: 16 Pages. Description: Rad-Hard 32 bit SPARC V8 Processor. Manufacturer: ATMEL Corporation.
- AT697E Download
- 16 Pages
- 227.42 Kbytes
- AT697E
Rad-Hard 32 bit SPARC V8 Processor, AT697E Datasheet, AT697E circuit, AT697E data sheet : ATMEL, alldatasheet, Datasheet, Datasheet search site for Electronic Components and Semiconductors, integrated circuits, diodes, triacs and other semiconductors.
- AT697E Click to view
- 7 Pages
- 77.9 Kbytes
- AT697E
AT697E: Category: Microprocessors => 32 bit: Description: Rad-Hard 32 bit SPARC V8 Processor The AT697 is a highly integrated, high-performance 32-bit RISC embedded processor based on the SPARC V8 architecture. The implementation is based on the European Space Agency (ESA) LEON2 fault tolerant model. By executing powerful instructions in
- Microprocessors => 32 bit
- Download AT697E Datasheet
- ATMEL Corporation
- AT697E
AT697E Context As described in the item 13 of the AT697E Errata-Sheet, data dependency is not properly checked between a floating-point load singleword instruction ( LDF ) and an immediately following double precision floating-point instruction. Unless direct control over assembly language is possible to fix the code, there is a possibility
AT697E instruction set describes six functional categories: load/store, arithmetic/logi- cal/shift, control transfer, read/write control register, floating-point, and miscellaneous. Please refer to SPARC V8 architecture manual that presents implemented instructions.
