Search Results
Each register value can be programmed from 1 to 508 (IDT723631), 1 to 1,020 (IDT723641), and 1 to 2,044 (IDT723651). After both Offset registers are programmed from port A, subsequent FIFO writes store data in the SRAM. Timing diagrams for the parallel load of offset registers can be found in Figure 3.
IDT723641 - 1,024 x 36 IDT723651 - 2,048 x 36 • Supports clock frequencies up to 67 MHz • Fast access times of 11ns • Free-running CLKA and CLKB can be asynchronous or coincident (permits simultaneous reading and writing of data on a single clock edge) • Clocked FIFO buffering data from Port A to Port B
IDT723641 IDT723651 CMOS SyncFIFO 512 x 36, 1024 x 36, 2048 x 36 FUNCTIONAL BLOCK DIAGRAM FEATURES: • Free-running CLKA and CLKB can be asynchronous or coincident (permits simultaneous reading and writing of data on a single clock edge) • Clocked FIFO buffering data from Port A to Port B • Storage capacity: IDT723631 - 512 x 36 IDT723641 ...
The IDT723631/723641/723651 is a monolithic highspeed, low-power, CMOS clocked FIFO memory. FEATURES: • Free-running CLKA and CLKB can be asynchronous or. coincident (permits simultaneous reading and writing of. data on a single clock edge) • Clocked FIFO buffering data from Port A to Port B. • Storage capacity: IDT723631 - 512 x 36.
- IDT723651L20PF Download
- 23 Pages
- 269.72 Kbytes
- IDT723651L20PF
Find the best pricing for Renesas IDT723641L15PF by comparing bulk discounts from 3 distributors. Octopart is the world's source for IDT723641L15PF availability, pricing, and technical specs and other electronic parts.
- Renesas
- 1
IDT723641 - 1,024 x 36 IDT723651 - 2,048 x 36 • Supports clock frequencies up to 67 MHz • Fast access times of 11ns • Free-running CLKA and CLKB can be asynchronous or coincident (permits simultaneous reading and writing of data on a single clock edge) • Clocked FIFO buffering data from Port A to Port B • Synchronous read retransmit ...
IDT723641 - 1,024 x 36 IDT723651 - 2,048 x 36 • Supports clock frequencies up to 67 MHz • Fast access times of 11ns • Free-running CLKA and CLKB can be asynchronous or coincident (permits simultaneous reading and writing of data on a single clock edge) • Clocked FIFO buffering data from Port A to Port B • Synchronous read retransmit ...
