Search Results
The 74ALVCH16374 is a 16-bit edge-triggered D-type flip-flop with bus hold inputs and 3-state outputs. The device can be used as two 8-bit flip-flops or one 16-bit flip-flop. The device features two clocks (1CP and 2CP) and two output enables (1 OE and 2 OE ), each controlling 8-bits.
The 74ALVCH16374 is a 16-bit edge-triggered D-type flip-flop with bus hold inputs and 3-state outputs. The device can be used as two 8-bit flip-flops or one 16-bit flip-flop. The device features two clocks (1CP and 2CP) and two output enables (1OE and 2OE), each controlling 8-bits.
- 227KB
- 13
The 74AL VCH16374 is an advanced performance, non − inverting. 16 −bit D−type flip−flop. It is designed for very high−speed, very. low −power operation in 1.8 V, 2.5 V or 3.3 V systems. The. VCXH16374 is byt e controlled, with each byte functioni ng. identically, but independently. Each byte has separate Output Enable. and Clock Pulse inputs.
74ALVCH16374/D 74ALVCH16374 Low-Voltage 16-Bit D-Type Flip-Flop with Bus Hold 1.8/2.5/3.3 V (3–State, Non–Inverting) The 74ALVCH16374 is an advanced performance, non–inverting 16–bit D–type flip–flop. It is designed for very high–speed, very low–power operation in 1.8 V, 2.5 V or 3.3 V systems. The
The 74ALVCH16374 consists of sixteen edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The device is byte controlled with each byte func-tioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation.
The 74ALVCH16374 consists of 2 sections of eight edge-triggered flip-flops. A clock (CP) input and an output enable (OE) are provided per 8-bit section. The flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the LOW-to-HIGH CP transition.
ESD PERFORMANCE: HBM > 2000V (MIL STD 883 method 3015); MM > 200V DESCRIPTION The 74ALVCH16374 is a low voltage CMOS 16 BIT D-TYPE FLIP-FLOP with 3 STATE OUTPUTS NON INVERTING fabricated with sub-micron silicon gate and five-layer metal wiring C2MOS technology.