Search Results

  1. The X28C010/X28HT010 supports a 256-byte page write operation, effectively providing a 19μs/byte write cycle and enabling the entire memory to be typically written in less than 2.5 seconds. The X28C010/X28HT010 also features DATA Polling and Toggle Bit Polling, system software support schemes used to indicate the early completion of a write cycle.

  2. The Intersil X28C010/X28HT010 is a 128k x 8 EEPROM, fabricated with Intersil's proprietary, high performance, floating gate CMOS technology. Like all Intersil programmable non-volatile memories, the X28C010/X28HT010 is a 5V only device. The X28C010/X28HT010 features the JEDEC approved pin out for byte-wide memories, compatible with industry ...

  3. Part #: X28C010. Download. File Size: 823Kbytes. Page: 20 Pages. Description: 5V, Byte Alterable EEPROM. Manufacturer: Renesas Technology Corp.

  4. IC EEPROM 1MBIT PARALLEL 32CLCC. IC EEPROM 1MBIT PARALLEL 32CLCC. 127. Bulk. -. View Details. X28C010NMB-15. IC EEPROM 1MBIT PARALLEL 32CLCC.

  5. The Intersil X28C010/X28HT010 is a 128K x 8 EEPROM, fabricated with Intersils proprietary, high performance, floating gate CMOS technology. Like all Intersil programmable non-volatile memories, the X28C010/X28HT010 is a 5V only device. The X28C010/X28HT010 features the JEDEC approved pin out for byte-wide memories, compatible with industry ...

    • X28C010 Download
    • 23 Pages
    • 617.02 Kbytes
    • X28C010
  6. The Xicor X28C010 is a 128K x 8 E 2 PROM, fabricated with Xicor's proprietary, high performance, floating gate CMOS technology. Like all Xicor programmable non-volatile memories the X28C010 is a 5V only device. The X28C010 features the JEDEC approved pinout for byte-wide memories, compatible with industry standard EPROMs.

  7. The X28C010 supports a 256-byte page write operation, effectively providing a 19µs/byte write cycle and enabling the entire memory to be typically written in less than 2.5 seconds. The X28C010 also features DATA Polling and Toggle Bit Polling, system software support schemes used to indicate the early completion of a write cycle.