Search Results

  1. Feb 20, 2013 · Mt9042cp: Filesize: 54.51 kB: Filetype: ibs (Mime Type: application/octet-stream) Document Group: Everybody: Last updated on: 02/20/2013 00:12

  2. www.microsemi.com › product-directory › cgcd-matureMT9042C | Microsemi

    Mt9042cp. Typical Applications. Synchronization and timing control for multitrunk T1 and E1 systems. ST-BUS clock and frame pulse sources. Primary Trunk Rate Converters. MT9042CPR1.

  3. Description. The MT9042C Multitrunk System Synchronizer contains a digital phase-locked loop (DPLL), which provides timing and synchronization signals for multitrunk T1 and E1 primary rate transmission links. The MT9042C generates ST-BUS clock and framing signals that are phase locked to either a 2.048 MHz, 1.544 MHz, or 8 kHz input reference.

  4. Description. The MT9042C Multitrunk System Synchronizer contains a digital phase-locked loop (DPLL), which provides timing and synchronization signals for multitrunk T1 and E1 primary rate transmission links. The MT9042C generates ST-BUS clock and framing signals that are phase locked to either a 2.048MHz, 1.544MHz, or 8kHz input reference.

    • MT9042CP Download
    • 28 Pages
    • 113.6 Kbytes
    • MT9042CP
  5. Description. The MT9042C Multitrunk System Synchronizer contains a digital phase-locked loop (DPLL), which provides timing and synchronization signals for multitrunk T1 and E1 primary rate transmission links. The MT9042C generates ST-BUS clock and framing signals that are phase locked to either or 8kHz input reference.

    • Timing Circuits => PLL (Phase locked loop)
    • MT9042CP
    • Zarlink Semiconductor
    • Digital PLL->DS1 & E1
  6. Find the best pricing for Mitel MT9042CP by comparing bulk discounts per 1,000. Octopart is the world’s source for Mitel MT9042CP availability, pricing, and technical specs and other electronic parts.

  7. The MT9042 is a digital phase-locked loop (PLL) designed to provide timing and synchronization signals for T1 and E1 primary rate transmission links that are compatible with ST-BUS/GCI frame alignment timing requirements. The PLL outputs can be synchronized to either a 2.048 MHz, 1.544 MHz, or 8 kHz reference.