Search Results
The Cypress CY2DP818 fanout buffer features a single LVDS or a single ended LVTTL compatible input and eight LVPECL output pairs. Designed for data-communications clock management applications, the large fanout from a single input reduces loading on the input clock.
Designed for data communications clock management appli-cations, the large fanout from a single input reduces loading on the input clock. The CY2DP818-2 is ideal for both level translations from single-ended to LVPECL and for the distribution of LVPECL based clock signals.
Features. Low-voltage operation VDD = 3.3V 1:8 fanout. . Operation to 350 MHz. . Single input configurable for LVDS, LVPECL, or LVTTL. . 8 pair of LVPECL outputs. . Drives a 50 ohm load. . Low input capacitance. . Low output skew. . Low propagation delay (tpd = 4 ns, typical) . Commercial and Industrial temperature ranges. .
Integrated Circuits (ICs) | Clock Buffers, Drivers. CY2DP818 Infineon Technologies Clock/Timing parts available at DigiKey.
CY2DP818ZXI-2 – Clock Fanout Buffer (Distribution) IC 1:8 350 MHz 38-TFSOP (0.173", 4.40mm Width) from Cypress Semiconductor Corp. Pricing and Availability on millions of electronic components from Digi-Key Electronics.
CY2DP818: 414Kb / 13P: 1:8 Clock Fanout Buffer CY2DP818: 92Kb / 8P: 1:8 Clock Fanout Buffer CY2DP818-2: 410Kb / 9P: 1:8 Clock Fanout Buffer Micrel Semiconductor: SY89838U: 349Kb / 16P: Precision 1:8 LVDS Clock Fanout Buffer Cypress Semiconductor: CY2CC910: 217Kb / 9P: 1:10 Clock Fanout Buffer CY2DP814: 120Kb / 9P: 1:4 Clock Fanout Buffer ...
The CY2DP818-2 is ideal for both level translations from single-ended to LVPECL and for the distribution of LVPECL based clock signals. The Cypress CY2DP818-2 has configurable input functions. The input is user configurable through the Inconfig pin for single ended or differential input.
