Search Results

  1. Dec 19, 2008 · Question: Are their any special PCB layout considerations that should be taken with the CY23020-3 component? Answer: Good bypassing is important but because the device is producing differential outputs, it will tolerate more power and ground pin noise without causing an applicable increase in output jitter.

  2. Part #: CY23020-3. Download. File Size: 112Kbytes. Page: 9 Pages. Description: 10-output, 400-MHz LVPECL Zero Delay Buffer. Manufacturer: Cypress Semiconductor.

  3. When this output is HIGH, the PLL in the CY23020-3 is in steady state operation mode (Locked). When this signal is LOW, the PLL is in the process of locking onto

  4. Dec 19, 2008 · Question: How can I obtain a minimum jitter performance from the CY23020-1 or CY23020-3 component? Answer: Both versions of the CY23020 device, single ended and differential, have a PLL bypass mode.

  5. The device features a guaranteed TTB window specifying all occurrences of output clocks with respect to the input reference clock across variations in voltage, temperature, process, frequency, and ramp rate. Additionally, the CY23020-3 can be used as a fan-out buffer via the S[1:2] control pins.

  6. The CY23020-3 is a 400-MHz PLL-based zero delay buffer with differential outputs and an aggressive jitter specification of 15 ps RMS, which makes it suitable for a variety of communication applications that require low noise.

  7. • 2.5V or 3.3V outputs • 20 LVCMOS outputs • 50 MHz to 200 MHz output frequency • 50 MHz to 200 MHz input frequency • Integrated phase-locked loop (PLL) with lock indicator • Spread Aware™—designed to work with SSFTG reference signals • 3.3V core power supply • Available in 48-pin TSSOP and QFN packages Description