Search Results

  1. Order today, ships today. MQ80960MC-16/B – Microprocessor IC * from Rochester Electronics, LLC. Pricing and Availability on millions of electronic components from Digi-Key Electronics.

    • Rochester Electronics, LLC
    • 2156-MQ80960MC-16/B-ND
    • 32 BIT MICROPROCESSOR
    • Rochester Electronics, LLC
  2. The 80960MC, a member of Intel’s i960 32-bit processor family, is ideally suited for embedded applications. It includes a 512-byte instruction cache and a built-in interrupt controller. The 80960MC has a large register set, multiple parallel execution units and a high-bandwidth burst bus.

  3. 80960MC EMBEDDED 32-BIT MICROPROCESSOR WITH INTEGRATED FLOATING-POINT UNIT AND MEMORY MANAGEMENT UNIT. Military. High-Performance Embedded • On-Chip Memory Management Unit Architecture - 4 Gigabyte Virtual Address Space. 25 MIPS Burst Execution at 25 MHz per Task. 9.4 MIPS' Sustained Execution at - 4 Kbyte Pages with Supervisor/User.

  4. View and Download Intel 80960MC manual online. EMBEDDED 32-BIT MICROPROCESSOR WITH INTEGRATED FLOATING-POINT UNIT AND MEMORY MANAGEMENT UNIT. 80960MC computer hardware pdf manual download.

  5. The 80960MC, a member of Intel’s i960® 32-bit processor family, is ideally suited for embedded applications. It includes a 512-byte instruction cache and a built-in interrupt controller. The 80960MC has a large register set, multiple parallel execution units and a high-bandwidth burst bus.

    • 80960MC Download
    • 39 Pages
    • 406.57 Kbytes
    • 80960MC
  6. It combines the high performance capabilities of Intel's industry-leading HMOS technology with the high density and low power characteristics of CMOS. The 80960MC is available at 16, 20 and 25 MHz. The 80960MC is fabricated using Intel's CHMOS IV (Complementary High Speed Metal Oxide Semiconductor) process.

  7. 80960MC-16 32-bit Cpu, 512 Instruction Cache, 4 Interrupts, Dma, Fpu, Mmu EMBEDDED 32-BIT MICROPROCESSOR WITH INTEGRATED FLOATING-POINT UNIT AND MEMORY MANAGEMENT UNIT. s High-Performance Embedded Architecture s On-Chip Memory Management Unit. 25 MIPS Burst Execution at 25 MHz 9.4 MIPS* Sustained Execution at 25 MHz s On-Chip