


PCA0163A PHASE LOCKED LOOP Rev A1

FEATURES • Frequency Range: 163.84 - 163.84 MHz • Step Size: 80 KHz • cPLL - Style Package APPLICATIONS • Telecommunications • Satellite • Telemetry	£(f) (dBc/Hz)	PHASE NOISE (1 Hz B	
PERFORMANCE SPECIFICATIONS		VALUE	UNITS
Frequency Range		163.84 - 163.84	MHz
RMS Phase Error (100 Hz - 100 KHz)		1.0	0
Harmonic Suppression (2nd, typ.)		-10	dBc
Sideband Spurs (typ.)		-70	dBc
Power Output		0±2	dBm
Load Impedance		50	Ω
Step Size		80	KHz
Charge Pump Output Current		1250	μA
Switching Speed (typ., adjacent channel)		n/a	mSec
Startup Lock Time (typ.)		4	mSec
Operating Temperature Range		-40 to 85	°C
Package Style		cPLL	
POWER SUPPLY REQUIREMENTS			
Supply Voltage (Vcc, nom.)		3	Vdc
Supply Current (Icc, typ.)		21	mA
All specifications are typical unless oth	erwise no	oted and subject to change without notice.	
APPLICATION NOTES AN-107 : How to Solder Z-COMM VCOs / PLLs AN-200 : Mounting and Grounding of Z-COMM PLLs AN-201 : PLL Fundamentals AN-202 : PLL Functional Description NOTES:			
Reference Oscillator Signal: 5 MHz <f<sub>osc<100 MHz Frequency Synthesizer: Analog Devices - ADF4001</f<sub>			

Frequency Synthesizer: Analog Devices - ADF4001

© Z-Communications, Inc.

LOW COST - HIGH FERFORMANCE PHASE LOCKED LOOP



© Z-Communications, Inc.

Printed in the U.S.A.