

Latchable Single 8-Ch/Differential 4-Ch Analog Multiplexers

FEATURES

- Low $r_{DS(on)}$: 270 Ω
- 44-V Power Supply Rating
- On-Board Address Latches
- Break-Before-Make
- Low Leakage— $I_{D(on)}$: 30 pA

BENEFITS

- Improved System Accuracy
- Microprocessor Bus Compatible
- Easily Interfaced
- Reduced Crosstalk

APPLICATIONS

- Data Acquisition Systems
- Automatic Test Equipment
- Avionics and Military Systems
- Medical Instrumentation

DESCRIPTION




The DG528 is an 8-channel single-ended analog multiplexer designed to connect one of eight inputs to a common output as determined by a 3-bit binary address (A_0 , A_1 , A_2). DG529, a 4-channel dual analog multiplexer, is designed to connect one of four differential inputs to a common differential output as determined by its 2-bit binary address (A_0 , A_1) logic.

applications. Break-before-make switching action protects against momentary shorting of the input signals. The DG528/529 are built on the improved PLUS-40 CMOS process. A buried layer prevents latchup.

These analog multiplexers have on-chip address and control latches to simplify design in microprocessor based

The on chip TTL-compatible address latches simplify digital interface design and reduce board space in data acquisition systems, process controls, avionics, and ATE.

FUNCTIONAL BLOCK DIAGRAMS AND PIN CONFIGURATIONS





TRUTH TABLES AND ORDERING INFORMATION

TRUTH TABLE — DG528						
8-Channel Single-Ended Multiplexer						
A ₂	A ₁	A ₀	EN	WR	RS	On Switch
Latching						
X	X	X	X		1	Maintains previous switch condition
Reset						
X	X	X	X	X	0	None (latches cleared)
Transparent Operation						
X	X	X	0	0	1	None
0	0	0	1	0	1	1
0	0	1	1	0	1	2
0	1	0	1	0	1	3
0	1	1	1	0	1	4
1	0	0	1	0	1	5
1	0	1	1	0	1	6
1	1	0	1	0	1	7
1	1	1	1	0	1	8

TRUTH TABLE — DG529				
Differential 4-Channel Multiplexer				
A ₀	EN	WR	RS	On Switch
Latching				
X	X		1	Maintains previous switch condition
Reset				
X	X	X	0	None (latches cleared)
Transparent Operation				
X	0	0	1	None
0	1	0	1	1
1	1	0	1	2
0	1	0	1	3
1	1	0	1	4

Logic "0" = V_{AL} ≤ 0.8 V
 Logic "1" = V_{AH} ≥ 2.4 V
 X = Don't Care

ORDERING INFORMATION — DG528		
Temp Range	Package	Part Number
0 to 70°C	18-Pin Plastic DIP	DG528CJ
	20-Pin PLCC	DG528DN
-25 to 85°C	18-Pin CerDIP	DG528BK
		DG528AK
DG528AK/883		
5962-8768901VA		
-55 to 125°C		

ORDERING INFORMATION — DG529		
Temp Range	Package	Part Number
0 to 70°C	18-Pin Plastic DIP	DG529CJ
-25 to 85°C	18-Pin CerDIP	DG529BK
		DG529AK/883
-55 to 125°C		

ABSOLUTE MAXIMUM RATINGS

Voltage Referenced to V-

V+	44 V
GND	25 V
Digital Inputs ^a , V _S , V _D	(V-) -2 V to (V+) +2 V or 30 mA, whichever occurs first
Current (Any Terminal Except S or D)	30 mA
Continuous Current, S or D	20 mA
Peak Current, S or D (Pulsed at 1 ms, 10% Duty Cycle Max)	40 mA
Storage Temperature (AK, BK Suffix)	-65 to 150°C
(CJ, DN Suffix)	-65 to 125°C

Power Dissipation (Package)^b

18-Pin Plastic DIP ^c	470 mW
18-Pin CerDIP ^d	900 mW
20-Pin PLCC ^e	800 mW

- Notes:
- Signals on S_X, D_X or I_{NX} exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
 - All leads soldered or welded to PC board.
 - Derate 6.3 mW/°C above 75°C.
 - Derate 1.2 mW/°C above 75°C.
 - Derate 10 mW/°C above 75°C.



SPECIFICATIONS ^a										
Parameter	Symbol	Test Conditions Unless Otherwise Specified $V_+ = 15\text{ V}$, $V_- = -15\text{ V}$, $WR = 0$ $RS = 2.4\text{ V}$, $V_{IN} = 2.4\text{ V}$, $0.8\text{ }\mu\text{F}$ ^f		Temp ^b	Typ ^c	A Suffix -55 to 125°C		B, C, D Suffix -40 to 85°C		Unit
						Min ^d	Max ^d	Min ^d	Max ^d	
Analog Switch										
Analog Signal Range ^e	V_{ANALOG}		Full			-15	15	-15	15	V
Drain-Source On-Resistance	$r_{DS(on)}$	$V_D = \pm 10\text{ V}$, $I_S = -200\text{ }\mu\text{A}$	Room Full	270			400 500		450 550	Ω
Greatest Change in $r_{DS(on)}$ Between Channels ^f	$\Delta r_{DS(on)}$	$-10\text{ V} < V_S < 10\text{ V}$	Room	6						%
Source Off Leakage Current	$I_{S(off)}$	$V_{EN} = 0\text{ V}$, $V_S = \pm 10\text{ V}$ $V_D = \mp 10\text{ V}$	Room Full	± 0.005	-1 -50	1 50	-5 -50	5 50		nA
Drain Off Leakage Current	$I_{D(off)}$	$V_{EN} = 0\text{ V}$ $V_D = \pm 10\text{ V}$ $V_S = \mp 10\text{ V}$	DG528	Room Full	± 0.015	-10 -200	10 200	-20 -200	20 200	
			DG529	Room Full	± 0.008	-10 -100	10 100	-20 -100	20 100	
Drain On Leakage Current	$I_{D(on)}$	$V_S = V_D = \pm 10\text{ V}$ $V_{EN} = 2.4\text{ V}$	DG528	Room Full	± 0.03	-10 -200	10 200	-20 -200	20 200	
			DG529	Room Full	± 0.015	-10 -100	10 100	-20 -100	20 100	
Digital Control										
Logic Input Current	I_{AH}	$V_A = 2.4\text{ V}$	Room Hot	-0.002	-10 -30		-10 -30			μA
Input Voltage High		$V_A = 15\text{ V}$	Room Hot	0.006		10 30		10 30		
Logic Input Current Input Voltage Low	I_{AL}	$V_{EN} = 0\text{ V}$, 2.4 V , $V_A = 0\text{ V}$ $RS = 0\text{ V}$, $WR = 0\text{ V}$	Room Hot	-0.002	-10 -30		-10 -30			
Dynamic Characteristics										
Transition Time	t_{TRANS}	See Figure 5	Room	0.6		1				μs
Break-Before-Make Interval	t_{OPEN}	See Figure 4	Room	0.2						
EN and \overline{WR} Turn-On Time	$t_{ON(EN, WR)}$	See Figures 6 and 7	Room	1		1.5				
EN and \overline{WR} Turn-Off Time	$t_{OFF(EN, WR)}$	See Figures 6 and 8	Room	0.4		1				
Charge Injection	Q	$V_S = 0\text{ V}$, $R_y = 0\text{ }\Omega$ $C_L = 10\text{ }\mu\text{F}$	Room	4						pC
Off Isolation	OIRR	$V_{EN} = 0\text{ V}$, $R_L = 1\text{ k}\Omega$ $C_L = 15\text{ pF}$ $V_S = 7\text{ V}_{RMS}$, $f = 500\text{ kHz}$	Room	68						dB
Logic Input Capacitance	C_{in}	$f = 1\text{ MHz}$	Room	2.5						pF
Source Off Capacitance	$C_{S(off)}$	$V_{EN} = 0\text{ V}$, $V_S = 0\text{ V}$ $f = 140\text{ kHz}$	Room	5						
Drain Off Capacitance	$C_{D(off)}$	$V_{EN} = 0\text{ V}$ $V_D = 0\text{ V}$ $f = 140\text{ kHz}$	DG528	Room	25					
			DG529	Room	12					
Minimum Input Timing Requirements										
Write Pulse Width	t_W		Full		300		300			ns
A_X , EN Setup Time	t_S		Full		180		180			
A_X , EN Hold Time	t_H		Full		30		30			
Reset Pulse Width	t_{RS}	$V_S = 5\text{ V}$, See Figure 3	Full		500		500			







SPECIFICATIONS ^a									
Parameter	Symbol	Test Conditions Unless Otherwise Specified $V_+ = 15\text{ V}, V_- = -15\text{ V}, WR = 0$ $RS = 2.4\text{ V}, V_{IN} = 2.4\text{ V}, 0.8\text{ }\mu\text{F}^f$	Temp ^b	Typ ^c	A Suffix -55 to 125°C		B, C, D Suffix -40 to 85°C		Unit
					Min ^d	Max ^d	Min ^d	Max ^d	
Power Supplies									
Positive Supply Current	I+	$V_{EN} = 0\text{ V}, V_A = 0$	Room			2.5		2.5	mA
Negative Supply Current	I-		Room		-1.5		-1.5		

Notes:

- a. Refer to PROCESS OPTION FLOWCHART.
- b. Room = 25°C, Full = as determined by the operating temperature suffix.
- c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- d. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- e. Guaranteed by design, not subject to production test.
- f. V_{IN} = input voltage to perform proper function.

TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)



SCHEMATIC DIAGRAM (TYPICAL CHANNEL)




FIGURE 1.

DETAILED DESCRIPTION

The internal structure of the DG528/DG529 includes a 5-V logic interface with input protection circuitry followed by a latch, level shifter, decoder and finally the switch constructed with parallel n- and p-channel MOSFETs (see Figure 1).

Following the latches the Q_X signals are level shifted and decoded to provide proper drive levels for the CMOS switches. This level shifting insures full on/off switch operation for any analog signal present between the V+ and V- supply rails.

The logic interface circuit compares the TTL input signal against a TTL threshold reference voltage. The output of the comparator feeds the data input of a D type latch. The level sensitive D latch continuously places the D_X input signal on the Q_X output when the WR input is low, resulting in transparent latch operation. As soon as WR returns high, the latches hold the data last present on the D_X input, subject to the minimum input timing requirements.

The EN pin is used to enable the address latches during the WR pulse. It can be hard-wired to the logic supply or to V+ if one of the channels will always be used (except during a reset) or it can be tied to address decoding circuitry for memory mapped operation. The RS pin is used as a master reset. All latches are cleared regardless of the state of any other latch or control line. The WR pin is used to transfer the state of the address control lines to their latches, except during a reset or when EN is low (see Truth Tables).




FIGURE 2.




FIGURE 3.

TEST CIRCUITS




FIGURE 4. Break-Before-Make




FIGURE 5. Transition Time

TEST CIRCUITS




FIGURE 6. Enable t_{ON}/t_{OFF} Time




FIGURE 7. Write Turn-On Time $t_{ON(WR)}$

TEST CIRCUITS




FIGURE 8. Reset Turn-Off Time $t_{OFF(RS)}$




FIGURE 9. Bus Interface



APPLICATION HINTS^a

V+ Positive Supply Voltage (V)	V- Negative Supply Voltage (V)	V _{IN} Logic Input Voltage V _{INH(min)} /V _{INL(max)} (V)	V _S or V _D Analog Voltage Range (V)
20	-20	2.4/0.8	± 20
15 ^b	-15	2.4/0.8	± 15
8 ^c	-8 (min)	2.4/0.8	± 8

Notes:

- a. Application Hints are for DESIGN AID ONLY, not guaranteed and not subject to production testing.
- b. Electrical Parameter Chart based on V+ = 15 V, V_L = 5 V, V_R = GND.
- c. Operation below ± 8 V is not recommended.

The DG528/DG529 minimize the amount of interface hardware between a microprocessor system bus and the analog system being controlled or measured. The internal TTL compatible latches give these multiplexers write-only memory, that is, they can be programmed to stay in a particular switch state (e.g., switch 1 on) until the microprocessor determines it is necessary to turn different switches on or turn all switches off (see Figure 9).

The input latches become transparent when \overline{WR} is held low; therefore, these multiplexers operate by direct command of the coded switch state on A₂, A₁, A₀. In this mode the DG528 is identical to the popular DG508A. The same is true of the DG529 versus the popular DG509A.

During system power-up, \overline{RS} would be low, maintaining all eight switches in the off state. After \overline{RS} returned high the DG528 maintains all switches in the off state. When the system program performs a write operation to the address assigned to the DG528, the address decoder provides a \overline{CS} active low signal which is gated with the WRITE (\overline{WR}) control signal. At this time the data on the DATA BUS (that will determine which switch to close) is stabilizing. When the \overline{WR} signal returns to the high state, (positive edge) the input latches of the DG528 save the data from the DATA BUS. The coded information in the A₀, A₁, A₂ and EN latches is decoded and the appropriate switch is turned on.

The EN latch allows all switches to be turned off under program control. This becomes useful when two or more DG528s are cascaded to build 16-line and larger multiplexers.



Notice

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.