

Simple Solution for Dynamically Programming the Output Voltage of DC-DC Converters

INTRODUCTION

Figure 1 shows a typical dc-to-dc converter configuration. As in many PWM controllers, the non-inverting input of the voltage feedback error amplifier is internally connected to the reference voltage, V_r . The output voltage of the converter is set by a resistor divider network R1 and R2. This configuration enables a fixed output voltage that is equal to or greater than the reference voltage. But in many power conversion designs, it is useful to vary the output to a value lower than the reference voltage and to dynamically adjust the output voltage. The op-amp circuit shown in Figure 3 gives designers a simple way to do this. Scaling the output voltage with respect to a control voltage V_C is totally flexible. This application note describes how to use this simple solution and provides a step-by-step

design procedure to assist designers in calculating the specific parameters required by their circuits.

DESIGN REQUIREMENT

Reference voltage, V_r

Control voltage: $V_C = V_{C1}$ to V_{C2}

Output voltage: $V_O = V_{O1}$ at $V_C = V_{C1}$, $V_O = V_{O2}$ at $V_C = V_{C2}$, and V_O is linear for any value of V_C in its range.

These design requirements are shown in Figure 2. The output voltage is a linear function with respect to the control voltage. The function crosses two end points A = (V_{C1} , V_{O1}) and B = (V_{C2} , V_{O2}).




FIGURE 1. Typical DC/DC Converter Configuration




FIGURE 2. Output Voltage vs Control Voltage Requirement




FIGURE 3. Op-Amp Circuit Offers Programmable Output Function



CIRCUIT ANALYSIS

In a closed-loop power supply, node A will servo to attain a voltage equal to V_R . Node B will servo to attain a voltage equal to V_{r2} . Assuming an ideal op-amp and using Kirchhoff's current law at node A and B, we have:

$$\frac{(V_o - V_r)}{R_1} = \frac{(V_r - V_x)}{R_2} \quad (1)$$

$$\text{and} \quad \frac{(V_x - V_{r2})}{R_3} = \frac{(V_{r2} - V_c)}{R_4}$$

Let:

$$M_1 = \frac{R_2}{R_1} \quad (2)$$

$$\text{and} \quad M_2 = \frac{R_3}{R_4}$$

Solve for V_x ,

$$V_x = (1 + m_1)V_r - m_1V_o \quad (3)$$

$$\text{and} \quad V_x = (1 + m_2)V_{r2} - m_2V_c$$

Equate the above two equations and solve for V_o :

$$V_o = \left(\frac{1}{m_1} + 1\right)V_r - \left(\frac{1 + m_2}{m_1}\right)V_{r2} + \frac{m_2}{m_1}V_c = b + aV_c \quad (4)$$

Where:

$$a = \frac{m_2}{m_1} \quad (5)$$

$$\text{and} \quad b = \left(\frac{1}{m_1} + 1\right)V_r - \left(\frac{1 + m_2}{m_1}\right)V_{r2}$$

So, V_o is a linear function with respect to V_c . The function has slope a and y intercept b .

A curve-fitting technique is used to force the equation (4) to follow the requirement. This is done in two steps:

Matching the slope:

$$a = \frac{V_{o2} - V_{o1}}{V_{c2} - V_{c1}} = \frac{m_2}{m_1} \quad (6)$$

Matching one point: Pick point B $\rightarrow V_{o2} = b + aV_{c2}$

$$\rightarrow b = V_{o2} - aV_{c2} = \left(\frac{1}{m_1} + 1\right)V_r - \left(\frac{1}{m_1} + a\right)V_{r2} \quad (7)$$

Equate (4) and (5) and solve for m_1

$$m_1 = \frac{V_r - V_{r2}}{V_{o2} + a(V_{r2} - V_{c2}) - V_r} \quad (8)$$

Note:

$$m_1 = \frac{R_2}{R_1} \quad (9)$$

Since m_1 is the ratio of 2 real resistors, it must be a positive number. Furthermore, m_1 should not be too small or too large to have realistic resistor values for R_1 and R_2 . There are two valid scenarios:

1. $V_r - V_{r2} > 0$ and $V_{o2} + a(V_{r2} - V_{c2}) - V_r > 0$ or,
2. $V_r - V_{r2} < 0$ and $V_{o2} + a(V_{r2} - V_{c2}) - V_r < 0$

Both of these present a restricted range of values for V_{r2} to give a meaningful value of m_1 . Once V_{r2} is chosen correctly, m_1 and the rest of the parameter values can be determined.

DESIGN PROCEDURE AND EXAMPLE

Given:

$$A = (V_{c1}, V_{o1}) = (0.2 \text{ V}, 0.4 \text{ V}), B = (V_{c2}, V_{o2}) = (2.7 \text{ V}, 3.4 \text{ V})$$

$$V_r = 1.3 \text{ V}, R_1 = 22.1 \text{ k}\Omega. \text{ Also, } 1 \text{ V} < V_x < 3 \text{ V}.$$

Calculate the slope, a :

$$a = \frac{V_{o2} - V_{o1}}{V_{c2} - V_{c1}} = \frac{3.4 - 0.4}{2.7 - 0.2} = 1.2 \quad (10)$$

Determine V_{r2} :

Choose a sensible value of V_{r2} to satisfy either (1) or (2) above. Since it is easier to derive a value for V_{r2} that is smaller than V_r (by using a simple resistor voltage divider), scenario (1) is used here.

$$\begin{aligned} V_r - V_{r2} > 0 &\Rightarrow V_{r2} < V_r = 1.3 \text{ V} \\ \text{and,} & \\ V_{o2} + a(V_{r2} - V_{c2}) - V_r > 0 &\Rightarrow V_{r2} > \\ \frac{V_r - V_{o2}}{a} + V_{c2} &= \frac{1.3 \text{ V} - 3.4 \text{ V}}{1.2} + 2.7 = 0.95 \text{ V} \end{aligned} \quad (11)$$

To limit the common mode range of V_X , the following equations can be used:

1. To keep V_X equal or greater than a minimum value, $V_{Xm} = 1$ V:

$$V_{r2} \geq \frac{V_{xm}(V_{o2}-V_r-aV_{c2}) + aV_{c2}V_r}{V_{o2} + a(V_r-V_{xm})-V_r} = \quad (12)$$

$$\frac{1(3.4-1.3-1.2 \times 2.7) + 1.2 \times 2.7 \times 1.3}{3.4 + 1.2(1.3-1)-1.3} = 1.249$$

2. To keep V_X equal or less than a maximum value, $V_{Xm} = 3$ V:

$$V_{r2} \geq \frac{V_{xm}(V_{o2}-V_r-aV_{c2}) + aV_{c2}V_r}{V_{o2} + a(V_r-V_{xm}-V_{c2} + V_{c1})-V_r} = \quad (13)$$

$$\frac{2(3.4-1.3-1.2 \times 2.7) + 1.2 \times 0.2 \times 1.3}{3.4 + 1.2(1.3-2.7 + 0.2)-1.3} = 1.13 \text{ V}$$

So, V_{r2} can be any value between 1.249 V and 1.3 V. Choose $V_{r2} = 1.25$ V.

Calculate m_1 and then R_2 :

$$m_1 = \frac{V_r-V_{r2}}{V_{o2} + a(V_{r2}-V_{c2})-V_r} = \quad (14)$$

$$\frac{1.3-1.25}{3.4 + 1.2(1.25-2.7)-1.3} = 0.139$$

$$m_1 = \frac{R_2}{R_1} \Rightarrow R_2 = m_1 R_1 = 0.139 \times 22.1 \text{ k} = 3.07 \text{ k}\Omega$$

Choose $R_2 = 3.01 \text{ k}\Omega$ as a practical value

Calculate R_3 and R_4 :

$$a = \frac{m_2}{m_1} = \frac{R_3}{m_1 R_4} \Rightarrow R_3 = a m_1 R_4 \quad (15)$$

Choose R_4 , then calculate R_3 . The value of R_4 should be large enough such that the current going through it will not be so large as to cause excessive power dissipation under extreme conditions. On the other hand, R_4 should be small enough that its current will not be overly sensitive to noise and op-amp bias current.

If R_4 is set at 22.1k, then $R_3 = 3.68 \text{ k}$, and we can choose $R_3 = 3.60 \text{ k}$ as a practical value.

Express V_O as a function of V_C , using practical values of R 's:

$$a = \frac{m_2}{m_1} = \frac{R_1 R_3}{R_2 R_4} = \frac{22.1\text{k} \times 3.68\text{k}}{3.01\text{k} \times 22.1\text{k}} = 1.223$$

$$b = \left(\frac{1}{m_1} + 1\right) V_r - \left(\frac{1}{m_1} + a\right) V_{r2} = \quad (16)$$

$$\left(\frac{R_1}{R_2} + 1\right) V_r - \left(\frac{R_1}{R_2} + a\right) V_{r2}$$

$$b = \left(\frac{22.1\text{k}}{3.01\text{k}} + 1\right) 1.3 - \left(\frac{22.1\text{k}}{3.01\text{k}} + 1.223\right) 1.25 = 0.1389$$

The final result: $V_O = aV_C + b = 1.223 \times V_C + 0.1389$

EXPERIMENTAL RESULTS

A circuit was built and tested (see Figure 5). The result is tabulated in Table 1 and plotted in Figure 4:

V_C	V_X	V_O		
	Measured	Calculated	Measured	Required
0.1	1.43	0.26	0.32	
0.2	1.42	0.38	0.42	0.40
0.4	1.38	0.63	0.68	0.64
0.8	1.32	1.12	1.16	1.12
1.2	1.25	1.61	1.66	1.60
1.6	1.19	2.10	2.12	2.08
2.0	1.11	2.58	2.68	2.56
2.4	1.05	3.07	3.11	3.04
2.6	1.02	3.32	3.33	3.28
2.7	1.00	3.44	3.46	3.40
2.8	0.99	3.56	3.58	
3.0	0.96	3.81	3.78	




FIGURE 4.

The measured values are very much in agreement with the calculated and required values. A negligible error results from the difference between an ideal op-amp and the actual circuit with its finite offset voltage and bias current.

DYNAMIC RESPONSE PERFORMANCE

Figures 7 and 8 show the dynamic response of the output voltage with different dynamic control voltages. The V_O response and settling time depend on the following factors:

1. the bandwidth of the converter control loop: the larger the bandwidth, the faster V_O response time
2. the large signal response slew rate of the converter: the faster the slew rate, the faster the response
3. the slew rate of the converter control loop error amplifier
4. the bandwidth of the difference amplifier.

The bandwidth of the converter control loop is the most important parameter. The maximum attainable bandwidth of a converter control loop is $1/(2\pi)$ times the switching frequency. For a converter switching at 100 kHz, the control bandwidth is limited to 16 kHz. Vishay Siliconix high-frequency switching regulators (including the Si9165, Si9169, and Si9170) offer switching frequencies up to 2 MHz and have a theoretical bandwidth limit of 318 kHz. Thus they would be good candidates for this kind of application. Figure 5 shows a complete example of a dc-to-dc converter using the Si9165 controller IC and the op-amp circuit. The output voltage can be programmed from 0.4 V to 3.4 V with a control voltage from

0.2 V to 2.7 V. Figure 6 shows a similar example using the Si9166 controller.

The signal response slew rate of the converter dictates how fast the converter can slew its output voltage up or down given an infinitely large control loop bandwidth. The converter slew rate depends on the converter output averaging LC filter. The smaller the LC, the faster the slew rate.

With respect to the slew rate of the converter control loop error amplifier, most of the converter control loop is figured as an integrator. The error amplifier often drives a fairly large integrator capacitor. The slew rate of the op-amp should be sized adequately.

The bandwidth of the difference amplifier requires the difference amplifier to have its unity gain bandwidth a decade or more larger than the control loop bandwidth.

CONCLUSION

A simple op-amp circuit is used to program the output voltage of a typical dc-to-dc converter. The circuit offers flexible voltage scaling using a linear control voltage. The control voltage can be hard-wired for fixed-voltage operation. When used together with a wide bandwidth dc-to-dc converter, the circuit offers a simple solution for controlling the output voltage dynamically.





FIGURE 5. Schematic of Design Example, Using Si9165 Converter




JP1: PWM-PSM to V_{IN} for PWM mode;
 PWM-PSM to PGND for PSM mode.

JP2: -SD to V_{IN} for converter enable mode;
 -SD to PGND for shutdown mode.

NOTE: V_{IN} must be $> V_{OUT} + 0.6$ V for output regulation


* = Optional

FIGURE 6. Example Circuit Using Si9166 Controller



Sine Wave Control Voltage, 1 kHz
 Ch3: Control Voltage
 Ch1: Output Voltage
 $V_{IN} = 5\text{ V}$, $I_O = 300\text{ mA}$

FIGURE 7. Output Voltage vs Control Voltage



Square Wave Control Voltage, 5 kHz
 Ch3: Control Voltage
 Ch1: Output Voltage
 $V_{IN} = 5\text{ V}$, $I_O = 300\text{ mA}$

FIGURE 8. Output Voltage vs Control Voltage