



Rev. 1.1

UTRON

UT62L6416(I)

64K X 16 BIT LOW POWER CMOS SRAM

REVISION HISTORY

REVISION	DESCRIPTION	Released Date
Rev. 1.0	Original.	Jul 25. 2002
Rev. 1.1	Add order information for lead free product	May 08. 2003



FEATURES

- Fast access time : 55/70ns
- CMOS Low power operating
Operating current: 35/25mA (Icc max)
Standby current: 2uA(TYP.) LL-version
- Single 2.7V~3.6V power supply
- Operating temperature:
Industrial : -40 ~85
- All TTL compatible inputs and outputs
- Fully static operation
- Three state outputs
- Data retention voltage: 1.5V (min)
- Data byte control : \overline{LB} (I/O1~I/O8)
 \overline{UB} (I/O9~I/O16)
- Package : 44-pin 400mil TSOP
48-pin 6mm x 8mm TFBGA


GENERAL DESCRIPTION

The UT62L6416 is a 1,048,576-bit low power CMOS static random access memory organized as 65,536 words by 16 bits.

The UT62L6416 operates from a single 2.7V ~ 3.6V power supply and all inputs and outputs are fully TTL compatible.



The UT62L6416 is design for upper and lower byte access by data byte control (\overline{UB} \overline{LB}).

FUNCTIONAL BLOCK DIAGRAM





PIN CONFIGURATION



PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0 - A15	Address Inputs
I/O1 - I/O16	Data Inputs/Outputs
CE	Chip Enable Input
WE	Write Enable Input
OE	Output Enable Input
LB	Lower-Byte Control
UB	Upper-Byte Control
V _{CC}	Power Supply
V _{SS}	Ground
NC	No Connection



TRUTH TABLE

MODE	CE	OE	WE	LB	UB	I/O OPERATION		SUPPLY CURRENT
						I/O1-I/O8	I/O9-I/O16	
Standby	H	X	X	X	X	High - Z	High - Z	I _{SB} , I _{SB1}
	X	X	X	H	H	High - Z	High - Z	I _{SB} , I _{SB1}
Output Disable	L	H	H	L	X	High - Z	High - Z	I _{CC} , I _{CC1} , I _{CC2}
	L	H	H	X	L	High - Z	High - Z	I _{CC} , I _{CC1} , I _{CC2}
Read	L	L	H	L	H	D _{OUT}	High - Z	I _{CC} , I _{CC1} , I _{CC2}
	L	L	H	H	L	High - Z	D _{OUT}	I _{CC} , I _{CC1} , I _{CC2}
	L	L	H	L	L	D _{OUT}	D _{OUT}	I _{CC} , I _{CC1} , I _{CC2}
Write	L	X	L	L	H	D _{IN}	High - Z	I _{CC} , I _{CC1} , I _{CC2}
	L	X	L	H	L	High - Z	D _{IN}	I _{CC} , I _{CC1} , I _{CC2}
	L	X	L	L	L	D _{IN}	D _{IN}	I _{CC} , I _{CC1} , I _{CC2}

Note: H = V_{IH}, L=V_{IL}, X = Don't care.

ABSOLUTE MAXIMUM RATINGS*

PARAMETER	SYMBOL	RATING	UNIT
Terminal Voltage with Respect to V _{SS}	V _{TERM}	-0.5 to 4.6	V
Operating Temperature	T _A	-40 to 85	
Storage Temperature	T _{STG}	-65 to 150	
Power Dissipation	P _D	1	W
DC Output Current	I _{OUT}	50	mA
Soldering Temperature (under 10 secs)	T _{solder}	260	

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

DC ELECTRICAL CHARACTERISTICS (V_{CC} = 2.7V~3.6V, T_A = -40 to 85)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
Power Voltage	V _{CC}		2.7	3.0	3.6	V	
Input High Voltage	V _{IH} ¹		2.2	-	V _{CC} +0.3	V	
Input Low Voltage	V _{IL} ²		-0.2	-	0.6	V	
Input Leakage Current	I _{LI}	V _{SS} V _{IN} V _{CC}	-1	-	1	μA	
Output Leakage Current	I _{LO}	V _{SS} V _{I/O} V _{CC} ; Output Disabled	-1	-	1	μA	
Output High Voltage	V _{OH}	I _{OH} = -1mA	2.2	-	-	V	
Output Low Voltage	V _{OL}	I _{OL} = 2.1mA	-	-	0.4	V	
Operating Power Supply Current	I _{CC}	Cycle time=min, 100%duty, I/O=0mA, CE=V _{IL} ;	55	-	25	35	mA
			70	-	20	25	mA
Average Operation Current	I _{CC1}	100%duty, I/O=0mA, CE 0.2V, other pins at 0.2V or V _{CC} -0.2V,	T _{cycle} =1μs	-	4	5	mA
	I _{CC2}		T _{cycle} =500ns	-	8	10	mA
Standby Current (TTL)	I _{SB}	1. CE=V _{IH} , other pins =V _{IL} or V _{IH} , 2. UB=LB=V _{IH} , other pins =V _{IL} or V _{IH} ,	-	0.3	0.5	mA	
Standby Current (CMOS)	I _{SB1}	1. CE=V _{CC} -0.2V, other pins at 0.2V or V _{CC} -0.2V, 2. UB=LB=V _{CC} -0.2V, other pins at 0.2V or V _{CC} -0.2V,	-LL	-	2	10	μA

Notes:

1. Overshoot : V_{CC}+3.0v for pulse width less than 10ns.
2. Undershoot : V_{SS}-3.0v for pulse width less than 10ns.
3. Overshoot and Undershoot are sampled, not 100% tested.

**CAPACITANCE** (TA=25 , f=1.0MHz)

PARAMETER	SYMBOL	MIN.	MAX	UNIT
Input Capacitance	C _{IN}	-	6	pF
Input/Output Capacitance	C _{I/O}	-	8	pF

Note : These parameters are guaranteed by device characterization, but not production tested.

AC TEST CONDITIONS

Input Pulse Levels	0V to 3.0V
Input Rise and Fall Times	5ns
Input and Output Timing Reference Levels	1.5V
Output Load	C _L = 30pF, I _{OH} /I _{OL} = -1mA / 2.1mA

AC ELECTRICAL CHARACTERISTICS (V_{CC} =2.7V~3.6V, TA = -40 to 85)**(1) READ CYCLE**

PARAMETER	SYMBOL	UT62L6416(I)-55		UT62L6416(I)-70		UNIT
		MIN.	MAX.	MIN.	MAX.	
Read Cycle Time	t _{RC}	55	-	70	-	ns
Address Access Time	t _{AA}	-	55	-	70	ns
Chip Enable Access Time	t _{ACE}	-	55	-	70	ns
Output Enable Access Time	t _{OE}	-	30	-	35	ns
Chip Enable to Output in Low Z	t _{CLZ*}	10	-	10	-	ns
Output Enable to Output in Low Z	t _{OLZ*}	5	-	5	-	ns
Chip Disable to Output in High Z	t _{CHZ*}	-	20	-	25	ns
Output Disable to Output in High Z	t _{OHZ*}	-	20	-	25	ns
Output Hold from Address Change	t _{OH}	10	-	10	-	ns
\overline{LB} , \overline{UB} Access Time	t _{BA}	-	55	-	70	ns
\overline{LB} , \overline{UB} to High-Z Output	t _{BHZ}	-	25	-	30	ns
\overline{LB} , \overline{UB} to Low-Z Output	t _{BLZ}	10	-	10	-	ns

(2) WRITE CYCLE


PARAMETER	SYMBOL	UT62L6416(I)-55		UT62L6416(I)-70		UNIT
		MIN.	MAX.	MIN.	MAX.	
Write Cycle Time	t _{WC}	55	-	70	-	ns
Address Valid to End of Write	t _{AW}	50	-	60	-	ns
Chip Enable to End of Write	t _{CW}	50	-	60	-	ns
Address Set-up Time	t _{AS}	0	-	0	-	ns
Write Pulse Width	t _{WP}	45	-	55	-	ns
Write Recovery Time	t _{WR}	0	-	0	-	ns
Data to Write Time Overlap	t _{DW}	25	-	30	-	ns
Data Hold from End of Write Time	t _{DH}	0	-	0	-	ns
Output Active from End of Write	t _{OW*}	5	-	5	-	ns
Write to Output in High Z	t _{WHZ*}	-	30	-	30	ns
\overline{LB} , \overline{UB} Valid to End of Write	t _{BW}	45	-	60	-	ns

*These parameters are guaranteed by device characterization, but not production tested.




TIMING WAVEFORMS

READ CYCLE 1 (Address Controlled) (1,2)



READ CYCLE 2 (\overline{CE} and \overline{OE} Controlled) (1,3,4,5)




Notes :


1. \overline{WE} is high for read cycle.
2. Device is continuously selected \overline{OE} =low, \overline{CE} =low, \overline{LB} or \overline{UB} =low.
3. Address must be valid prior to or coincident with \overline{CE} =low, \overline{LB} or \overline{UB} =low transition; otherwise t_{AA} is the limiting parameter.
4. t_{CLZ} , t_{BLZ} , t_{OLZ} , t_{CHZ} , t_{BHZ} and t_{OHZ} are specified with $C_L=5pF$. Transition is measured $\pm 500mV$ from steady state.
5. At any given temperature and voltage condition, t_{CHZ} is less than t_{CLZ} , t_{BHZ} is less than t_{BLZ} , t_{OHZ} is less than t_{OLZ} .



WRITE CYCLE 1 (\overline{WE} Controlled) (1,2,3,5,6)




WRITE CYCLE 2 (\overline{CE} Controlled) (1,2,5,6)





WRITE CYCLE 3 (\overline{LB} , \overline{UB} Controlled) (1,2,5,6)



Notes :

1. \overline{WE} , \overline{CE} , \overline{LB} , \overline{UB} must be high during all address transitions.
2. A write occurs during the overlap of a low \overline{CE} , low \overline{WE} , \overline{LB} or \overline{UB} =low.
3. During a \overline{WE} controlled write cycle with \overline{OE} low, t_{WP} must be greater than $t_{WHZ}+t_{BW}$ to allow the drivers to turn off and data to be placed on the bus.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the \overline{CE} , \overline{LB} , \overline{UB} low transition occurs simultaneously with or after \overline{WE} low transition, the outputs remain in a high impedance state.
6. t_{OW} and t_{WHZ} are specified with $C_L = 5pF$. Transition is measured $\pm 500mV$ from steady state.




DATA RETENTION CHARACTERISTICS (T_A = -40 to 85)


PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
V _{CC} for Data Retention	V _{DR}	\overline{CE} V _{CC} -0.2V	1.5	-	3.6	V
Data Retention Current	I _{DR}	V _{CC} =1.5V \overline{CE} V _{CC} -0.2V	-	1	6	μA
Chip Disable to Data Retention Time	t _{CDR}	See Data Retention Waveforms (below)	0	-	-	ms
Recovery Time	t _R		5	-	-	ms

DATA RETENTION WAVEFORM

Low V_{CC} Data Retention Waveform (1) (\overline{CE} controlled)






Low V_{CC} Data Retention Waveform (2) (\overline{LB} , \overline{UB} controlled)





PACKAGE OUTLINE DIMENSION


44 pin 400mil TSOP- PACKAGE OUTLINE DIMENSION




SYMBOLS	DIMENSIONS IN MILLIMETERS			DIMENSIONS IN INCHS		
	MIN	NOM	MAX.	MIN.	NOM.	MAX.
A	1.00	-	1.20	0.039	-	0.047
A1	0.05	-	0.15	0.002	-	0.006
A2	0.95	1.00	1.05	0.037	0.039	0.041
b	0.30	0.35	0.45	0.012	0.014	0.018
c	0.12	-	0.21	0.0047	-	0.083
D	18.313	18.415	18.517	0.721	0.725	0.728
E	11.854	11.836	11.838	0.460	0.466	0.470
E1	10.058	10.180	10.282	0.398	0.400	0.404
e	-	0.800	-	-	0.0315	-
L	0.40	0.50	0.60	0.0157	0.020	0.0236
2D	-	0.805	-	-	0.0317	-
y	0.00	-	0.076	0.000	-	0.003
	0°	-	5°	0°	-	5°




48 pin 6mmx8mm TFBGA PACKAGE OUTLINE DIMENSION




TOP VIEW | DIE VIEW |



BOTTOM VIEW | BALL SIDE |



SIDE VIEW



DETAIL B



Rev. 1.1

UTRON

UT62L6416(I)

64K X 16 BIT LOW POWER CMOS SRAM

ORDERING INFORMATION

INDUSTRIAL TEMPERATURE

PART NO.	ACCESS TIME (ns)	STANDBY CURRENT (μA) TYP.	PACKAGE
UT62L6416MC-55LLI	55	2	44 PIN TSOP-
UT62L6416MC-70LLI	70	2	44 PIN TSOP-
UT62L6416BS-55LLI	55	2	48 PIN TFBGA
UT62L6416BS-70LLI	70	2	48 PIN TFBGA

ORDERING INFORMATION (for lead free product)

INDUSTRIAL TEMPERATURE

PART NO.	ACCESS TIME (ns)	STANDBY CURRENT (μA) TYP.	PACKAGE
UT62L6416MCL-55LLI	55	2	44 PIN TSOP-
UT62L6416MCL-70LLI	70	2	44 PIN TSOP-
UT62L6416BSL-55LLI	55	2	48 PIN TFBGA
UT62L6416BSL-70LLI	70	2	48 PIN TFBGA



Rev. 1.1

UTRON

UT62L6416(I)
64K X 16 BIT LOW POWER CMOS SRAM

THIS PAGE IS LEFT BLANK INTENTIONALLY.