TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

# TC7MH161FK,TC7MH163FK


Synchronous Presettable 4-Bit Binary Counter TC7MH161FK Asynchronous Clear TC7MH163FK Synchronous Clear

The TC7MH161FK and 163FK are advanced high speed CMOS synchronous presettable 4-bit binary counters fabricated with silicon gate  $\rm C^2MOS$  technology.

They achieve the high speed operation similar to equivalent bipolar schottky TTL while maintaining the CMOS low power dissipation.

The CK input is active on the rising edge. Both  $\overline{LOAD}$  and  $\overline{CLR}$  inputs are active on low logic level.

Presetting of each IC's is synchronous to the rising edge of CK. The clear function of the TC7MH163FK is synchronous to CK, while the TC7MH161FK are cleared asynchronously.



Weight: 0.02 g (typ.)


Two enable inputs (ENP and ENT) and CARRY OUTPUT are provided to enable easy cascading of counters, which facilitates easy implementation of n-bit counters without using external gates.

An input protection circuit ensures that 0 to 7 V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5 V to 3 V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.


#### **Features**

- High speed:  $f_{max} = 185 \text{ MHz (typ.)} (V_{CC} = 5 \text{ V})$
- Low power dissipation:  $I_{CC} = 4 \mu A \text{ (max) (Ta} = 25 ^{\circ}\text{C)}$
- High noise immunity:  $V_{NIH} = V_{NIL} = 28\% V_{CC}$  (min)
- Power down protection is equipped with all inputs.
- Balanced propagation delays:  $t_{pLH} \approx t_{pHL}$
- Wide operating voltage range:  $V_{CC (opr)} = 2 \sim 5.5 \text{ V}$
- Low noise: VOLP = 0.8 V (max)
- Pin and function compatible with 74ALS161/163

#### Pin Assignment (top view)



#### **IEC Logic Symbol**



#### **Truth Table**

TC7MH161FK			TC7MH163FK				Outputs							
	Inputs				Inputs			Outputs				Function		
CLR	LD	ENP	ENT	CK	CLR	LD	ENP	ENT	СК	QA	QB	QC	QD	
L	Х	Х	Х	Х	L	Х	Х	Х		L L L L		L	Reset to "0"	
Н	L	Х	Х		Н	L	Х	Х	$oldsymbol{oldsymbol{ au}}$	Α	В	С	D	Reset data。
Н	Н	Х	L		Н	Н	Х	L		No change			No count	
Н	Н	L	Х		Н	Н	L	Х		No change				No count
Н	Н	Н	Н		Н	Н	Н	Н	$oldsymbol{\Lambda}$	Count up				Count
Н	Х	Х	Х	ightharpoons	Х	Х	Х	Х	$\neg$	No change			No count	


2

X: Don't care

A, B, C, D: Logic level of data inputs


Carry:  $CARRY = ENT \cdot QA \cdot QB \cdot QC \cdot QD$ 

# **Timing Chart**



3

### **System Diagram**



\*:Truth table of internal F/F

	TC7	7MH16′	1FK		TC7MH163FK						
D	СК	R	Q	IQ	D	CK	R	Q	IQ		
Х	Х	Н	L	Н	Х	$\Box$	Н	L	Н		
L	ightharpoonup	L	L	Н	L	ightharpoonup	L	L	Н		
Н	_	L	Н	L	Н		L	Н	L		
Х	ightharpoonup	L	No ch	nange	Х	<b>—</b>	Х	No ch	nange		

X: Don't care



# **Maximum Ratings (Ta = 25°C)**

Characteristics	Symbol	Rating	Unit
Supply voltage range	V <sub>CC</sub>	-0.5~7.0	V
DC input voltage	V <sub>IN</sub>	-0.5~7.0	V
DC output voltage	V <sub>OUT</sub>	-0.5~V <sub>CC</sub> + 0.5	V
Input diode current	I <sub>IK</sub>	-20	mA
Output diode current	lok	±20	mA
DC output current	lout	±25	mA
DC V <sub>CC</sub> /ground current	I <sub>CC</sub>	±50	mA
Power dissipation	PD	180	mW
Storage temperature	T <sub>stg</sub>	-65~150	°C

# **Recommended Operating Conditions**

Characteristics	Symbol	Rating	Unit
Supply voltage	V <sub>CC</sub>	2.0~5.5	V
Input voltage	V <sub>IN</sub>	0~5.5	V
Output voltage	V <sub>OUT</sub>	0~V <sub>CC</sub>	V
Operating temperature	T <sub>opr</sub>	-40~85	°C
Input rise and fall time	dt/dv	$0 \sim 100 \; (V_{CC} = 3.3 \pm 0.3 \; V)$	ns/V
Input lise and fail tille	ui/uv	2.0~5.5 0~5.5 0~V <sub>CC</sub> -40~85 0~100 (V <sub>CC</sub> = 3.3 ± 0.3 V)	113/ V

### **Electrical Characteristics**

#### **DC Characteristics**

Characteristics		Symbol Test Condition			Ta = 25°C			Ta = -4	Unit			
		Symbol	rest Condition		V <sub>CC</sub> (V)	Min	Тур.	Max	Min	Max	Offic	
					2.0	1.50	_	_	1.50	_		
Input voltage	High level	V <sub>IH</sub>		_	3.0~5.5	V <sub>CC</sub> × 0.7			V <sub>CC</sub> × 0.7	Max	V	
Input voltage					2.0			0.50	_	0.50	V	
	Low level	V <sub>IL</sub>		_	3.0~5.5	_	_	$\begin{array}{c} V_{CC} \\ \times \ 0.3 \end{array}$	_	$\begin{array}{c} V_{CC} \\ \times  0.3 \end{array}$		
		Voн	V <sub>IN</sub> = V <sub>IH</sub>		2.0	1.9	2.0	_	1.9	_		
				$I_{OH} = -50 \mu A$	3.0	2.9	3.0	_	2.9	_		
	High level				4.5	4.4	4.5	_	4.4	_		
				$I_{OH} = -4 \text{ mA}$	3.0	2.58	_	_	2.48	_		
Output				$I_{OH} = -8 \text{ mA}$	4.5	3.94		_	3.80	_	V	
voltage					2.0		0	0.1	- VCC × 0.3  1.9 -  2.9 -  4.4 -  2.48 -  3.80 -  - 0.1 -  0.1 - 0.1  - 0.44	V		
				$I_{OL} = 50 \ \mu A$	3.0		0	0.1		0.1		
	Low level	V <sub>OL</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>		4.5		0	0.1		0.1		
				$I_{OL} = 4 \text{ mA}$	3.0			0.36		0.44		
				$I_{OL} = 8 \text{ mA}$	4.5		_	0.36		0.44		
Input leakage	nput leakage current I <sub>II</sub>		V <sub>IN</sub> = 5.5 V or GND		0~5.5	_	_	±0.1	_	±1.0	μΑ	
Quiescent sup	ply current	Icc	$V_{IN} = V_{CC}$	or GND	5.5	_	_	4.0		40.0	μΑ	



# Timing Requirements (Input: $t_r = t_f = 3 \text{ ns}$ )

Characteristics	Symbol	Test Condition		Ta = 25°C	Ta = -40~85°C	Unit		
Characteristics	Symbol	rest Conditio	V <sub>CC</sub> (V)	Limit	Limit	Offic		
Minimum pulse width	t <sub>w (H)</sub>	Figure 1		$3.3 \pm 0.3$	5.0	5.0	ns	
(CK)	t <sub>w (L)</sub>	riguie i		$5.0 \pm 0.5$	5.0	5.0	115	
Minimum pulse width	+	Figure 4	(Note1)	$3.3 \pm 0.3$	5.0	5.0	ns	
(CLR)	t <sub>w (L)</sub>	Figure 4	(Note I)	$5.0 \pm 0.5$	5.0	5.0		
Minimum set-up time	4	Figure 2		$3.3 \pm 0.3$	5.5	6.5		
(A, B, C, D)	ts	Figure 2		$5.0 \pm 0.5$	4.5	4.5	ns	
Minimum set-up time	4	Figure 2		$3.3 \pm 0.3$	8.0	9.5	20	
( <del>LOAD</del> )	ts	Figure 2	$5.0 \pm 0.5$	5.0	6.0	ns		
Minimum set-up time	4	Figure 2		$3.3 \pm 0.3$	7.5	9.0	ns	
(ENT, ENP)	ts	Figure 3		$5.0 \pm 0.5$	5.0	6.0		
Minimum set-up time	4	Figure E	(Note 2)	$3.3 \pm 0.3$	4.0	4.0		
(CLR)	ts	Figure 5	(Note2)	$5.0 \pm 0.5$	3.5	3.5	ns	
Minimum hold time		Figure 2. Figure 2.		$3.3 \pm 0.3$	1.0	1.0		
Minimum noid time	th	Figure 2, Figure 3	$5.0 \pm 0.5$	1.0	1.0	ns		
Minimum hold time	4.	Figure F	(Note 2)	$3.3 \pm 0.3$	1.0	1.0	20	
(CLR)	th	Figure 5	(Note2)	$5.0 \pm 0.5$	1.5	1.5	ns	
Minimum removal time		Figure 4	(Natad)	$3.3 \pm 0.3$	2.5	2.5	ns	
(CLR)	t <sub>rem</sub>	Figure 4	(Note1)	$5.0 \pm 0.5$	1.5	1.5		

Note1: for TC7MH161FK only Note2: for TC7MH163FK only



# AC Characteristics (Input: $t_r = t_f = 3$ ns)

Characteristics	Symbol	Tost Condition				Ta = 25°(		Ta = -4	0~85°C	Unit
Characteristics	Symbol	rest Condition	V <sub>CC</sub> (V)	C <sub>L</sub> (pF)	Min	Тур.	Max	Min	Max	Offic
			33+03	15	_	8.3	12.8	1.0	15.0	
Propagation delay time	t <sub>pLH</sub>	Figure 1 Figure 2	ure 1, Figure 2	ne						
(CK-Q)	t <sub>pHL</sub>	rigule 1, rigule 2	50+05	15	_	4.9	8.1	1.0	9.5	ns
			3.0 ± 0.3	50	_	6.4	10.1	1.0	11.5	
Propagation dolay time			33+03	15		8.7	13.6	1.0	16.0	
Propagation delay time (CK-CARRY)	t <sub>pLH</sub>	Figure 1	3.3 ± 0.3	50	_	11.2	17.1	1.0	19.5	ns
[Count mode]	t <sub>pHL</sub>	i igure i	50+05	15	_	4.9	8.1	1.0	9.5	115
[Count mode]			3.0 ± 0.3	50	_	6.4	10.1	1.0	11.5	
Dranagation daloy time			33+03	15	_	11.0	17.2	1.0	20.0	
Propagation delay time (CK-CARRY)	t <sub>pLH</sub>	Figure 2	3.3 ± 0.3	50	_	13.5	20.7	1.0	23.5	ns
[Preset mode]	t <sub>pHL</sub>	Figure 2	5 O ± O 5	15	_	6.2	10.3	1.0	12.0	115
[Freder mode]			3.0 ± 0.3	50	_	7.7	12.3	1.0	14.0	
			3.3 ± 0.3	15	_	7.5	12.3	1.0	14.5	- ns
Propagation delay time	t <sub>pLH</sub>	Figure 6		50	_	10.5	15.8	1.0	18.0	
(ENT-CARRY)	t <sub>pHL</sub>		5.0 ± 0.5	15	_	4.9	8.1	1.0	9.5	
				50	_	6.4	10.1	1.0	11.5	
			22   02	15	_	8.9	13.6	1.0	16.0	
Propagation delay time	4	Figure 4 (Note 4)	3.3 ± 0.3	50	_	11.2	17.1	1.0	19.5	20
( CLR -Q)	t <sub>pHL</sub>	Figure 4 (Note4)	50.05	15	_	5.5	9.0	1.0	10.5	ns
			5.0 ± 0.5	50	_	7.0	11.0	1.0	12.5	
			22 + 02	15	_	8.4	13.2	1.0	15.5	
Propagation delay time		Figure 4 (Note 4)	3.3 ± 0.3	50		10.9	16.7	1.0	19.0	
( CLR -CARRY)	t <sub>pHL</sub>	Figure 4 (Note4)	F 0 + 0 F	15	_	5.0	8.6	1.0	10.0	ns
			5.0 ± 0.5	50	_	6.5	10.6	1.0	12.0	
			33 + 03	15	80	130	_	70	_	
Maximum alaak fragusaasi			J.J ± U.J	50	55	85	_	50	_	NALI→
Maximum clock frequency	f <sub>max</sub>	_	5.0 ± 0.5	15	135	185	_	115	_	MHz
			5.0 ± 0.5	50	95	125	_	85	_	
Input capacitance	C <sub>IN</sub>	_			_	4	10	_	10	pF
Power dissipation capacitance	C <sub>PD</sub>			(Note3)	_	23		_	_	pF

Note3: C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

 $I_{CC (opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$ 

When the outputs drive a capacitive load, total current consumption is the sum of  $C_{PD}$ , and  $\Delta I_{CC}$  which is obtained from the following formula:

$$\Delta I_{CC} = f_{CK} \cdot V_{CC} \left( \frac{C_{QA}}{2} + \frac{C_{QB}}{4} + \frac{C_{QC}}{8} + \frac{C_{QD}}{16} + \frac{C_{CO}}{16} \right)$$

 $C_{QA} \hbox{-} C_{QD}$  and  $C_{CO}$  are the capacitance QA-QD and CARRY OUT, respectively.  $f_{CK}$  is the input frequency of the CK.

Note4: for TC7MH161FK only

#### **AC Test Waveform**

#### **Count Mode**




Figure 1

#### **Preset Mode**





Figure 2

#### **Count Enable Mode**

#### Clear Mode (TC7MH161FK)






Figure 3 Figure 4

8



### Clear Mode (TC7MH163FK)

#### 

Figure 5

### **Cascade Mode (fix maximum count)**





Figure 6

### Noise Characteristics (Input: $t_r = t_f = 3 \text{ ns}$ )


Characteristics	Symbol	Test Condition		Ta = 25°C		Unit
Gharacteristics	Symbol	rest Condition	V <sub>CC</sub> (V)	Тур.	Limit	Offic
Quiet output maximum dynamic V <sub>OL</sub>	V <sub>OLP</sub>	C <sub>L</sub> = 50 pF	5.0	0.4	8.0	V
Quiet output minimum dynamic V <sub>OL</sub>	V <sub>OLV</sub>	C <sub>L</sub> = 50 pF	5.0	-0.4	-0.8	V
Minimum high level dynamic input voltage $V_{\text{IH}}$	V <sub>IHD</sub>	C <sub>L</sub> = 50 pF	5.0	_	3.5	V
Maximum low level dynamic input voltage $V_{\rm IL}$	V <sub>ILD</sub>	C <sub>L</sub> = 50 pF	5.0	_	1.5	V

# **Input Equivalent Circuit**




### **Typical Application**

### **Parallel Carry N-Bit Counter**



# **Package Dimensions**



Weight: 0.02 g (typ.)

#### RESTRICTIONS ON PRODUCT USE

000707EBA

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
  In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.