TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

8,388,608-WORDS \times 4 BANKS \times 16-BITS Network FCRAM TM 16,777,216-WORDS \times 4 BANKS \times 8-BITS Network FCRAM

DESCRIPTION

Network FCRAMTM is Double Data Rate Fast Cycle Random Access Memory. TC59LM913/05AMB is Network FCRAMTM containing 536,870,912 memory cells. TC59LM913AMB is organized as 8,388,608-words \times 4 banks \times 16 bits, TC59LM905AMB is organized as 16,777,216-words \times 4 banks \times 8 bits. TC59LM913/05AMB feature a fully synchronous operation referenced to clock edge whereby all operations are synchronized at a clock input which enables high performance and simple user interface coexistence. TC59LM913/05AMB can operate fast core cycle compared with regular DDR SDRAM.

TC59LM913/05AMB is suitable for Network, Server and other applications where large memory density and low power consumption are required. The Output Driver for Network FCRAMTM is capable of high quality fast data transfer under light loading condition.

FEATURES

	PARAMETER			TC59LM913/05				
				-55	-60			
tor	t _{CK} Clock Cycle Time (min)		5.5 ns	6.0 ns	6.5 ns			
чСК	t _{CK} Clock Cycle Time (min)	CL = 4	5.0 ns	5.5 ns	6.0 ns			
t _{RC}	Random Read/Write Cycle Time (m	25.0 ns	27.5 ns	30.0 ns				
t _{RAC}	Random Access Time (max)		22.0 ns	24.0 ns	26.0 ns			
I _{DD1S}	I _{DD1S} Operating Current (single bank) (max)			TBD	TBD			
I _{DD2P}	I _{DD2P} Power Down Current (max)			TBD	TBD			
I _{DD6}	Self-Refresh Current (max)	TBD	TBD	TBD				

• Fully Synchronous Operation

- Double Data Rate (DDR)
 - Data input/output are synchronized with both edges of DQS.
- Differential Clock (CLK and CLK) inputs
 CS, FN and all address input signals are sampled on the positive edge of CLK. Output data (DQs and DQS) is aligned to the crossings of CLK and CLK.
- Fast clock cycle time of 5 ns minimum
 - Clock: 200 MHz maximum
 - Data: 400 Mbps/pin maximum
- Fast cycle and Short Latency
- Distributed Auto-Refresh cycle in 7.8 µs
- Self-Refresh
- Power Down Mode
- Variable Write Length Control
- Write Latency = CAS Latency-1
- Programable CAS Latency and Burst Length CAS Latency = 3, 4
 - Burst Length = 2, 4
- Organization: TC59LM813AMB : 8,388,608 words × 4 banks × 16 bits TC59LM805AMB : 16.777.216 words × 4 banks × 8 bits
- Power Supply Voltage \quad VDD: \quad 2.5 V \pm 0.15V

 V_{DDQ} : 2.5 V ± 0.15 V

- 2.5 V CMOS I/O comply with SSTL-2 (half strength driver)
- Package: 60Ball BGA, 1mm × 1mm Ball pitch

Notice : FCRAM is trademark of Fujitsu Limited, Japan.


TC59LM905AMB

PIN NAMES

PIN	NAME
A0~A14	Address Input
BA0, BA1	Bank Address
DQ0~DQ7	Data Input/Output
CS	Chip Select
FN	Function Control
PD	Power Down Control
CLK, CLK	Clock Input
DQS	Write/Read Data Strobe
V _{DD}	Power (+2.5 V)
V _{SS}	Ground
V _{DDQ}	Power (+2.5 V) (for I/O buffer)
V _{SSQ}	Ground (for I/O buffer)
V _{REF}	Reference Voltage
NC	Not Connected

PIN ASSIGNMENT (TOP VIEW)

ball pitch=1.0 x 1.0mm




TC59LM913AMB

PIN NAMES


PIN	NAME
A0~A14	Address Input
BA0, BA1	Bank Address
DQ0~DQ15	Data Input/Output
CS	Chip Select
FN	Function Control
PD	Power Down Control
CLK, CLK	Clock Input
UDQS / LDQS	Write/Read Data Strobe
V _{DD}	Power (+2.5 V)
V _{SS}	Ground
V _{DDQ}	Power (+2.5 V) (for I/O buffer)
V _{SSQ}	Ground (for I/O buffer)
V _{REF}	Reference Voltage
NC	Not Connected

PIN ASSIGNMENT (TOP VIEW)

ball pitch=1.0 x 1.0mm



BLOCK DIAGRAM



Note: The TC59LM905AMB configuration is 4 Bank of 32768 × 512 × 8 of cell array with the DQ pins numbered DQ0~DQ7. The TC59LM913AMB configuration is 4 Bank of 32768 × 256 × 16 of cell array with the DQ pins numbered DQ0~DQ15.

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT	NOTES
V _{DD}	Power Supply Voltage	-0.3~3.3	V	
V _{DDQ}	Power Supply Voltage (for I/O buffer)	-0.3~V _{DD} + 0.3	V	
V _{IN}	Input Voltage	-0.3~V _{DD} + 0.3	V	
V _{OUT}	Output and I/O pin Voltage	-0.3~V _{DDQ} + 0.3	V	
V _{REF}	Input Reference Voltage	-0.3~V _{DD} + 0.3	V	
T _{opr}	Operating Temperature (Ambient)	0~70	°C	
T _{stg}	Storage Temperature	-55~150	°C	
T _{solder}	der Soldering Temperature (10 s)		°C	
PD	Power Dissipation	2	W	
I _{OUT}	Short Circuit Output Current	±50	mA	

Caution: Conditions outside the limits listed under "ABSOLUTE MAXIMUM RATINGS" may cause permanent damage to the device. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification.


Exposure to "ABSOLUTE MAXIMUM RATINGS" conditions for extended periods may affect device reliability.

RECOMMENDED DC, AC OPERATING CONDITIONS (Notes: 1)(T_{CASE} = 0~85°C)

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT	NOTES
V _{DD}	Power Supply Voltage	2.35	2.5	2.65	V	
V _{DDQ}	Power Supply Voltage (for I/O buffer)	2.35	V _{DD}	V _{DD}	V	
V _{REF}	Input Reference Voltage	$V_{DDQ}/2 \times 96\%$	V _{DDQ} /2	$V_{DDQ}/2 \times 104\%$	V	2
V _{IH} (DC)	Input DC High Voltage	V _{REF} + 0.2		V _{DDQ} + 0.2	V	5
V _{IL} (DC)	Input DC Low Voltage	-0.1	_	V _{REF} – 0.2	V	5
V _{ICK} (DC)	Differential Clock DC Input Voltage	-0.1	_	V _{DDQ} + 0.1	V	10
V _{ID} (DC)	Input Differential Voltage. CLK and CLK inputs (DC)	0.4	_	V _{DDQ} + 0.2	V	7, 10
V _{IH} (AC)	Input AC High Voltage	V _{REF} + 0.35		V _{DDQ} + 0.2	V	3, 6
V _{IL} (AC)	Input AC Low Voltage	-0.1	_	V _{REF} – 0.35	V	4, 6
V _{ID} (AC)	Input Differential Voltage. CLK and CLK inputs (AC)	0.7		V _{DDQ} + 0.2	V	7, 10
V _X (AC)	Differential AC Input Cross Point Voltage	V _{DDQ} /2 - 0.2	_	V _{DDQ} /2 + 0.2	V	8, 10
V _{ISO} (AC)	Differential Clock AC Middle Level	V _{DDQ} /2 - 0.2	_	V _{DDQ} /2 + 0.2	V	9, 10

Note:

- (1) All voltages referenced to VSS, VSSQ.
- (2) VREF is expected to track variations in VDDQ DC level of the transmitting device. Peak to peak AC noise on VREF may not exceed ±2% VREF (DC).
- (3) Overshoot limit: VIH (max) = VDDQ + 0.9 V with a pulse width ≤ 5 ns.
- (4) Undershoot limit: VIL (min) = -0.9 V with a pulse width ≤ 5 ns.
- (5) VIH (DC) and VIL (DC) are levels to maintain the current logic state.
- (6) VIH (AC) and VIL (AC) are levels to change to the new logic state.
- (7) VID is magnitude of the difference between CLK input level and $\overline{\text{CLK}}$ input level.
- (8) The value of V_X (AC) is expected to equal $V_{DDQ}/2$ of the transmitting device.
- (9) VISO means {VICK (CLK) + VICK ($\overline{\text{CLK}}$)} /2
- (10) Refer to the figure below.



(11) In the case of external termination, VTT (termination voltage) should be gone in the range of VREF (DC) \pm 0.04 V.

<u>CAPACITANCE</u> ($V_{DD} = 2.5V$, $V_{DDQ} = 2.5V$, f = 1 MHz, Ta = 25°C)

SYMBOL	PARAMETER	MIN	MAX	Delta	UNIT
C _{IN}	Input pin Capacitance	1.5	2.5	0.25	pF
C _{INC}	Clock pin (CLK, CLK) Capacitance	1.5	2.5	0.25	pF
C _{I/O}	DQ, DQS, UDQS, LDQS Capacitance	2.5	4.0	0.5	pF
C _{NC}	NC pin Capacitance	—	4.0	—	pF

Note: These parameters are periodically sampled and not 100% tested.

RECOMMENDED DC OPERATING CONDITIONS

 $(V_{DD}=2.5V \pm 0.15V, V_{DDQ}=2.5V \pm 0.15V, T_{CASE} = 0~85^{\circ}C)$

SYMBOL	PARAMETER		MAX	UNIT	NOTES	
STINBOL		-50	-55	-60	UNIT	NOTES
I _{DD1S}	$ \begin{array}{l} \mbox{Operating Current} \\ t_{CK} = \mbox{min; } I_{RC} = \mbox{min,} \\ \mbox{Read/Write command cycling,} \\ 0 \ V \leq V_{IN} \leq V_{IL} \ (AC) \ (max), \ V_{IH} \ (AC) \ (min) \leq V_{IN} \leq V_{DDQ}, \\ 1 \ \mbox{bank operation, Burst length} = 4, \\ \mbox{Address change up to 2 times during minimum } I_{RC}. \end{array} $	TBD	TBD	TBD		1, 2
I _{DD2N}	$ \begin{array}{l} \mbox{Standby Current} \\ t_{CK} = min, \ \overline{CS} = V_{IH}, \ \overline{PD} = V_{IH}, \\ 0 \ V \leq V_{IN} \leq V_{IL} \ (AC) \ (max), \ V_{IH} \ (AC) \ (min) \leq V_{IN} \leq V_{DDQ}, \\ \mbox{All banks: inactive state,} \\ \mbox{Other input signals are changed one time during } 4 \times t_{CK}. \end{array} $	TBD	TBD	TBD		1
I _{DD2P}	$\begin{array}{l} \mbox{Standby (power down) } Current \\ t_{CK} = min, \ CS \ = V_{IH}, \ PD \ = V_{IL} \ (power down), \\ 0 \ V \leq V_{IN} \leq V_{DDQ}, \\ \mbox{All banks: inactive state} \end{array}$	TBD	TBD	TBD	mA	1
I _{DD5}	$\begin{array}{l} \mbox{Auto-Refresh Current} \\ t_{CK} = min; \ l_{REFC} = min, \ t_{REFI} = min, \ Auto-Refresh command cycling, \ 0 \ V \leq V_{IN} \leq V_{IL} \ (AC) \ (max), \ V_{IH} \ (AC) \ (min) \leq V_{IN} \leq V_{DDQ}, \ Address change up to 2 times during minimum \ l_{REFC}. \end{array}$	TBD	TBD	TBD		1
I _{DD6}	$ \begin{array}{l} \mbox{Self-Refresh Current} \\ \mbox{Self-Refresh mode} \\ \mbox{PD} &= 0.2 \ V, \ 0 \ V \leq V_{IN} \leq V_{DDQ} \end{array} $	TBD	TBD	TBD		

SYMBOL		PARAMETER	MIN	MAX	UNIT	NOTES
ILI	Input Leakage ($0 V \le V_{IN} \le V$	Current _{DDQ} , all other pins not under test = 0 V)	-5	5	μΑ	
I _{LO}	Output Leakag (Output disable	e Current ed, 0 V \leq V _{OUT} \leq V _{DDQ})	-5	5	μΑ	
I _{REF}	V _{REF} Current		-5	5	μA	
I _{OH} (DC)	Normal	Output Source DC Current $V_{OH} = V_{DDQ} - 0.4V$	-10	_		3
I _{OL} (DC)	Output Driver	Output Sink DC Current V _{OL} = 0.4V	10	_		3
I _{OH} (DC)	Strong Output	Output Source DC Current $V_{OH} = V_{DDQ} - 0.4V$	-11	_		3
I _{OL} (DC)	Driver	Output Sink DC Current V _{OL} = 0.4V	11	_	mA	3
I _{OH} (DC)	Weaker	Output Source DC Current $V_{OH} = V_{DDQ} - 0.4V$	-8	_	IIIA	3
I _{OL} (DC)	Output Driver	Output Sink DC Current V _{OL} = 0.4V	8	_		3
I _{OH} (DC)	Weakest	Output Source DC Current $V_{OH} = V_{DDQ} - 0.4V$	-7	_		3
I _{OL} (DC)	Output Driver	Output Sink DC Current V _{OL} = 0.4V	7	—		3

Notes: 1. These parameters depend on the cycle rate and these values are measured at a cycle rate with the minimum values of t_{CK} , t_{RC} and I_{RC} .

2. These parameters depend on the output loading. The specified values are obtained with the output open.

3. Refer to output driver characteristics for the detail. Output Driver Strength is selected by Extended Mode Register.

$\frac{AC\ CHARACTERISTICS\ AND\ OPERATING\ CONDITIONS}{(V_{DD}=2.5V\pm0.15V,\ V_{DDQ}=2.5V\pm0.15V,\ T_{CASE}=0{\sim}85^{\circ}C)}$ (Notes: 1, 2)


			-5	50	-5	55	-6	60		NOTEO
SYMBOL	1BOL PARAMETER		MIN	MAX	MIN	MAX	MIN	MAX	UNIT	NOTES
t _{RC}	Random Cycle Time		25		27.5		30	_		3
	Clearly Cycela Time	$C_L = 3$	5.5	8.5	6.0	12.0	6.5	12.0	Ť	3
^t CK	Clock Cycle Time	$C_L = 4$	5.0	8.5	5.5	12.0	6.0	12.0		3
t _{RAC}	Random Access Time		_	22.0		24.0	_	26.0	Ť	3
t _{CH}	Clock High Time		$0.45 \times t_{CK}$	_	$0.45 \times t_{CK}$	_	$0.45 \times t_{CK}$	_	Ī	3
t _{CL}	Clock Low Time		$0.45 \times t_{CK}$	_	$0.45 \times t_{CK}$	_	$0.45 \times t_{CK}$	_	Ī	3
t _{CKQS}	QS Access Time from CI	_K	-0.65	0.65	-0.75	0.75	-0.85	0.85	Ī	3, 8
t _{QSQ}	Data Output Skew from I	DQS	—	0.4	_	0.45	_	0.55	Ī	4
t _{AC}	Data Access Time from (CLK	-0.65	0.65	-0.75	0.75	-0.85	0.85	Ī	3, 8
t _{OH}	Data Output Hold Time f	rom CLK	-0.65	0.65	-0.75	0.75	-0.85	0.85	Ť	3, 8
t _{QSPRE}	DQS (read) Preamble Pu	Ise Width	$\begin{array}{c} 0.9 \times t_{CK} \\ - 0.2 \end{array}$	$1.1 \times t_{CK}$ + 0.2	$\begin{array}{c} 0.9 \times t_{CK} \\ - 0.2 \end{array}$	$1.1 \times t_{CK}$ + 0.2	$\begin{array}{c} 0.9 \times t_{CK} \\ - 0.2 \end{array}$	$1.1 \times t_{CK}$ + 0.2		3, 8
t _{HP}	CLK half period (minimur Actual t _{CH} , t _{CL})	n of	min(t _{CH} , t _{CL})		min(t _{CH} , t _{CL})		min(t _{CH} , t _{CL})			3
t _{QSP}	DQS (read) Pulse Width		t _{HP} t _{QHS}		t _{HP} − t _{QHS}		t _{HP} – t _{QHS}			4, 8
tqsqv	Data Output Valid Time f	rom DQS	t _{HP} t _{QHS}		t _{HP} t _{QHS}		t _{HP} – t _{QHS}			4, 8
tQHS	DQ Hold Skew factor			0.55		0.6		0.65	ns	
t _{DQSS}	DQS (write) Low to High S	etup Time	$0.75 \times t_{CK}$	$1.25 \times t_{CK}$	$0.75 \times t_{CK}$	$1.25 \times t_{CK}$	$0.75 \times t_{CK}$	$1.25 \times t_{CK}$		3
t _{DSPRE}	DQS (write) Preamble Pu	lse Width	$0.4 \times t_{CK}$		$0.4 imes t_{CK}$		$0.4 \times t_{CK}$			4
t _{DSPRES}	DQS First Input Setup Ti	me	0	_	0	_	0		Ť	3
t _{DSPREH}	DQS First Low Input Hole	d Time	$0.25 \times t_{CK}$	_	$0.25 \times t_{CK}$	_	$0.25 \times t_{CK}$		Ī	3
t _{DSP}	DQS High or Low Input Pu	ulse Width	$0.45 \times t_{CK}$	$0.55 imes t_{CK}$	$0.45 \times t_{CK}$	$0.55 imes t_{CK}$	$0.45 \times t_{CK}$	$0.55 \times t_{CK}$	Ī	4
	DQS Input Falling Edge	C _L = 3	1.3	_	1.4	_	1.5			3, 4
tDSS	to Clock Setup Time	$C_L = 4$	1.3		1.4		1.5		Ì	3, 4
t _{DSPST}	DQS (write) Postamble Pu	Ilse Width	$0.45 \times t_{CK}$		$0.45 \times t_{CK}$		$0.45 \times t_{CK}$			4
	DQS (write) Postamble	C _L = 3	1.3		1.4		1.5		t	3, 4
^t DSPSTH	Hold Time	$C_L = 4$	1.3		1.4		1.5			3, 4
t _{DSSK}	UDQS – LDQS Skew (×1	6)	–0.5× ^t ск	0. 5×t _{CK}	–0.5× ^t ск	0. 5×t _{CK}	–0. 5× t _{CK}	0.5×t _{CK}		
t _{DS}	Data Input Setup Time from DQS		0.5		0.5		0.6		ł	4
t _{DH}	Data Input Hold Time from	DQS	0.5		0.5		0.6		İ	4
t _{IS}	Command/Address Input Time	Setup	0.9	_	0.9	_	1.0	_		3
t _{IH}	Command/Address Input Time	Hold	0.9	_	0.9	_	1.0	_		3


AC CHARACTERISTICS AND OPERATING CONDITIONS (Notes: 1, 2) (continued)

			-5	50	-55		-6	60		
SYMBOL	PARAMETER		MIN	MAX	MIN	MAX	MIN	MAX	UNIT	NOTES
t _{LZ}	Data-out Low Impedance T from CLK	īme	-0.65	_	-0.75		-0.85			3,6,8
t _{HZ}	Data-out High Impedance Time from CLK		_	0.65	_	0.75	_	0.85		3,7,8
t _{QSLZ}	DQS-out Low Impedance T from CLK	Гime	-0.65		-0.75		-0.85			3,6,8
t _{QSHZ}	DQS-out High Impedance from CLK	Time	-0.65	0.65	-0.75	0.75	-0.85	0.85	-	3,7,8
t _{QPDH}	Last output to PD High F Time	lold	0		0		0		ns	
t _{PDEX}	Power Down Exit Time		0.9		0.9		1.0			3
t _T	Input Transition Time		0.1	1	0.1	1	0.1	1		
t _{FPDL}	PD Low Input Window fo Self-Refresh Entry	r	$-0.5 \times t_{CK}$	5	-0.5×t _{CK}	5	-0.5×t _{CK}	5		3
t _{REFI}	Auto-Refresh Average Inte	rval	0.4	7.8	0.4	7.8	0.4	7.8		5
t PAUSE	Pause Time after Power-up)	200		200		200		μs	
I _{RC}	Random Read/Write Cycle Time	C _L = 3	5		5	_	5	_		
·KC	(applicable to same bank)	$C_L = 4$	5	_	5	_	5	_		
I _{RCD}	RDA/WRA to LAL Comman Delay (applicable to same bank)	nd Input	1	1	1	1	1	1		
I _{RAS}	LAL to RDA/WRA Command Input Delay	$C_L = 3$	4	_	4		4			
IRAS	(applicable to same bank)	$C_L = 4$	4		4		4			
I _{RBD}	Random Bank Access Dela (applicable to other bank)	ay	2	_	2	_	2			
I _{RWD}	LAL following RDA to WRA Delay	B _L = 2	2	_	2	_	2			
	(applicable to other bank)	$B_L = 4$	3	_	3	—	3	_		
I _{WRD}	LAL following WRA to RDA (applicable to other bank)	Delay	1		1		1	_	-	
I _{RSC}	Mode Register Set Cycle	C _L = 3	5		5		5		cycle	
'KSC	Time	$C_L = 4$	5	_	5	_	5	_		
I _{PD}	PD Low to Inactive State Buffer	of Input	—	1	—	1	—	1		
I _{PDA}	PD High to Active State of Buffer	f Input	_	1		1		1		
I _{PDV}	Power down mode valid	C _L = 3	15	_	15		15			
ירטי	from REF command	$C_L = 4$	18		18		18			
IREFC	Auto-Refresh Cycle Time	C _L = 3	15		15		15		-	
		$C_L = 4$	18	—	18	—	18	_		
ICKD	REF Command to Clock In Disable at Self-Refresh En	iput try	16		16		16			
ILOCK	DLL Lock-on Time (applica RDA command)	ble to	200	—	200	—	200	_		

AC TEST CONDITIONS

SYMBOL	PARAMETER	VALUE	UNIT	NOTES
V _{IH (min)}	Input High Voltage (minimum)	V _{REF} + 0.35	V	
V _{IL (max)}	Input Low Voltage (maximum)	V _{REF} – 0.35	V	
V _{REF}	Input Reference Voltage	V _{DDQ} /2	V	
V _{TT}	Termination Voltage	V _{REF}	V	
V _{SWING}	Input Signal Peak to Peak Swing	1.0	V	
Vr	Differential Clock Input Reference Level	V _X (AC)	V	
V _{ID} (AC)	Input Differential Voltage	1.5	V	
SLEW	Input Signal Minimum Slew Rate	1.0	V/ns	
VOTR	Output Timing Measurement Reference Voltage	V _{DDQ} /2	V	9





AC Test Load

 $SLEW = (V_{IH min} (AC) - V_{IL max} (AC)) / \Delta T$

Note:

- (1) Transition times are measured between VIH min (DC) and VIL max (DC). Transition (rise and fall) of input signals have a fixed slope.
- (2) If the result of nominal calculation with regard to t_{CK} contains more than one decimal place, the result is rounded up to the nearest decimal place.
 (i.e., t_{DQSS} = 0.75 × t_{CK}, t_{CK} = 5 ns, 0.75 × 5 ns = 3.75 ns is rounded up to 3.8 ns.)
- (3) There parameters are measured from the differential clock (CLK and \overline{CLK}) AC cross point.
- (4) These parameters are measured from signal transition point of DS crossing V_{REF} level.
- (6) Low Impedance State is specified at $V_{DDQ}/2 \pm 0.2$ V from steady state.
- (7) High Impedance State is specified where output buffer is no longer driven.
- (8) These parameters depend on the clock jitter. These parameters are measured at stable clock.
- (9) Output timing is measured by using Normal driver strength.


<u>TOSHIBA</u>

POWER UP SEQUENCE

- (1) As for \overline{PD} , being maintained by the low state (≤ 0.2 V) is desirable before a power-supply injection.
- (2) Apply VDD before or at the same time as VDDQ.
- (3) Apply VDDQ before or at the same time as VREF.
- (4) Start clock (CLK, $\overline{\text{CLK}}$) and maintain stable condition for 200 μs (min).
- (5) After stable power and clock, apply DESL and take \overline{PD} =H.
- (6) Issue EMRS to enable DLL and to define driver strength. (Note: 1)
- (7) Issue MRS for set CAS latency (CL), Burst Type (BT), and Burst Length (BL). (Note: 1)
- (8) Issue two or more Auto-Refresh commands (Note: 1).
- (9) Ready for normal operation after 200 clocks from Extended Mode Register programming.


Notes:

- (1) Sequence 6, 7 and 8 can be issued in random order.
- (2) L = Logic Low, H = Logic High




TIMING DIAGRAMS


Input Timing



Data




Refer to the Command Truth Table.




Timing of the CLK, CLK

Read Timing (Burst Length = 4)




LDQS	DQ0~DQ7
UDQS	DQ8~DQ15

Write Timing (Burst Length = 4)




LDQS	DQ0~DQ7
UDQS	DQ8~DQ15

tREFI, TPAUSE, IXXXX Timing



Write Timing (x16 device) (Burst Length =4)



FUNCTION TRUTH TABLE (Notes: 1, 2, 3)

Command Truth Table (Notes: 4)

• The First Command

SYMBOL	FUNCTION	CS	FN	BA1~BA0	A14~A9	A8	A7	A6~A0
DESL	Device Deselect	Н	×	×	×	×	×	×
RDA	Read with Auto-close	L	Н	BA	UA	UA	UA	UA
WRA	Write with Auto-close	L	L	BA	UA	UA	UA	UA

• The Second Command (The next clock of RDA or WRA command)

SYMBOL	FUNCTION	CS	FN	BA1~ BA0	A14, A13	A12~ A11	A10~A9	A8	A7	A6~A0
LAL	Lower Address Latch (x16)	Н	×	×	V	V	×	×	LA	LA
LAL	Lower Address Latch (x8)	Н	×	×	V	×	×	LA	LA	LA
REF	Auto-Refresh	L	×	×	×	×	×	×	×	×
MRS	Mode Register Set	L	×	V	L	L	L	L	V	V

Notes: 1. $L = Logic Low, H = Logic High, \times = either L or H, V = Valid (specified value), BA = Bank Address, UA = Upper Address, LA = Lower Address$

2. All commands are assumed to issue at a valid state.

3. All inputs for command (excluding SELFX and PDEX) are latched on the crossing point of differential clock input where CLK goes to High.

4. Operation mode is decided by the combination of 1st command and 2nd command. Refer to "STATE DIAGRAM" and the command table below.

Read Command Table

COMMAND (SYMBOL)	CS	FN	BA1~BA0	A14~A9	A8	A7	A6~A0	NOTES
RDA (1st)	L	н	BA	UA	UA	UA	UA	
LAL (2nd)	н	×	×	×	LA	LA	LA	5

Note 5 : For x16 device, A8 is "X" (either L or H).

Write Command Table

• TC59LM913AMB

COMMAND(SYMBOL)	CS	FN	BA1~ BA0	A14	A13	A12	A11	A10~ A9	A8	A7	A6~A0
WRA (1st)	L	L	BA	UA	UA	UA	UA	UA	UA	UA	UA
LAL (2nd)	Н	×	×	LVW0	LVW1	UVW0	UVW1	×	×	LA	LA

• TC59LM905AMB

COMMAND(SYMBOL)	CS	FN	BA1~ BA0	A14	A13	A12	A11	A10~ A9	A8	A7	A6~A0
WRA (1st)	L	L	BA	UA	UA	UA	UA	UA	UA	UA	UA
LAL (2nd)	н	×	×	VW0	VW1	×	×	×	LA	LA	LA

Notes: 6. A14 ~ A11 are used for Variable Write Length (VW) control at Write Operation.

FUNCTION TRUTH TABLE (continued)

VW Truth Table

Burst Length	Function	VW0	VW1
BL=2	Write All Words	L	×
DL=2	Write First One Word	Н	×
	Reserved	L	L
BL=4	Write All Words	н	L
DL=4	Write First Two Words	L	Н
	Write First One Word	н	Н

Note 7 : For x16 device, LVW0 and LVW1 control DQ0~DQ7. UVW0 and UVW1 control DQ8~DQ15.

Mode Register Set Command Table

COMMAND (SYMBOL)	CS	FN	BA1~BA0	A14~A9	A8	A7	A6~A0	NOTES
RDA (1st)	L	н	×	×	×	×	×	
MRS (2nd)	L	×	V	V	V	V	V	8

Notes: 8. Refer to "MODE REGISTER TABLE".

Auto-Refresh Command Table

FUNCTION	COMMAND	CURRENT	P	D	CS	EN	BA1~BA0	A14~A9	A8	A7	AG A0	NOTES
FUNCTION	N (SYMBOL)		n – 1	n	03	FN	DA I~DAU	A14~A9	Ao	A/	A0~A0	NOTES
Active	WRA (1st)	Standby	Н	Н	L	L	×	×	×	×	×	
Auto-Refresh	REF (2nd)	Active	Н	Н	L	×	×	×	×	×	×	

Self-Refresh Command Table

FUNCTION	COMMAND		P	D	CS	FN	BA1~BA0	A14~A9	A8	A7	A6~A0	NOTES
FUNCTION	(SYMBOL)	STATE	n – 1	n	03		DA I~DAU	A14~A9	Ao	A7	A0~A0	NOTES
Active	WRA (1st)	Standby	Н	Н	L	L	×	×	×	×	×	
Self-Refresh Entry	REF (2nd)	Active	Н	L	L	×	×	×	×	×	×	9, 10
Self-Refresh Continue	_	Self-Refresh	L	L	×	×	×	×	×	×	×	
Self-Refresh Exit	SELFX	Self-Refresh	L	Н	н	×	×	×	×	×	×	11

Power Down Table

FUNCTION		CURRENT	P	D	CS	FN	BA1~BA0	A14~A9	A8	A7	A6~A0	NOTES
FUNCTION	(SYMBOL)	STATE	n – 1	n	03	1 11	DA I~DAU	A 14~A9	Ao	ζĭ	A0~A0	NOTES
Power Down Entry	PDEN	Standby	Н	L	Н	×	×	×	×	×	×	10
Power Down Continue	—	Power Down	L	L	×	×	×	×	×	×	×	
Power Down Exit	PDEX	Power Down	L	н	Н	×	×	×	×	×	×	11

Notes: 9. $\overline{\text{PD}}$ has to be brought to Low within t_{FPDL} from REF command.

10. \overline{PD} should be brought to Low after DQ's state turned high impedance.

11. When \overline{PD} is brought to High from Low, this function is executed asynchronously.

FUNCTION TRUTH TABLE (continued)

CURRENT STATE	P	D	CS	FN	ADDRESS	COMMAND	ACTION	NOTES
	n – 1	n						
	Н	Н	Н	×	×	DESL	NOP	
	Н	Н	L	H	BA, UA	RDA	Row activate for Read	
Idle	Н	Н	L	L	BA, UA	WRA	Row activate for Write	
	Н	L	Н	×	×	PDEN	Power Down Entry	12
	Н	L	L	×	×		Illegal	
	L	×	×	×	×	—	Refer to Power Down State	
	Н	Н	Н	×	LA	LAL	Begin Read	
	Н	Н	L	×	Op-code	MRS/EMRS	Access to Mode Register	
Row Active for Read	Н	L	Н	×	×	PDEN	Illegal	
	Н	L	L	×	×	MRS/EMRS	Illegal	
	L	×	×	×	×	—	Invalid	
	Н	Н	Н	×	LA	LAL	Begin Write	
	Н	Н	L	×	×	REF	Auto-Refresh	
Row Active for Write	Н	L	Н	×	×	PDEN	Illegal	
	Н	Ц	L	×	×	REF (self)	Self-Refresh Entry	
	L	×	×	×	×		Invalid	
	Н	Н	Н	×	×	DESL	Continue Burst Read to End	
	Н	Н	L	Н	BA, UA	RDA	Illegal	13
Read	Н	Н	L	L	BA, UA	WRA	Illegal	13
Redu	Н	L	Н	×	×	PDEN	Illegal	
	Н	L	L	×	×		Illegal	
	L	×	×	×	×		Invalid	
	Н	Н	Н	×	×	DESL	Data Write & Continue Burst Write to End	
	Н	Н	L	Н	BA, UA	RDA	Illegal	13
Write	Н	Н	L	L	BA, UA	WRA	Illegal	13
	Н	L	Н	×	×	PDEN	Illegal	
	Н	L	L	×	×		Illegal	
	L	×	×	×	×		Invalid	
	Н	Н	Н	×	×	DESL	$NOP \rightarrow Idle after I_{REFC}$	
	Н	Н	L	Н	BA, UA	RDA	Illegal	
Auto Defeathing	Н	Н	L	L	BA, UA	WRA	Illegal	
Auto-Refreshing	Н	L	Н	×	×	PDEN	Self-Refresh Entry	14
	Н	L	L	×	×	_	Illegal	
	L	×	×	×	×	_	Refer to Self-Refreshing State	
	Н	Н	Н	×	×	DESL	$NOP \rightarrow Idle after I_{RSC}$	
	Н	Н	L	Н	BA, UA	RDA	Illegal	
Mode Register	Н	Н	L	L	BA, UA	WRA	Illegal	
Accessing	Н	L	Н	×	×	PDEN	Illegal	
-	H	L	L	×	×		Illegal	
	L	×	×	×	×		Invalid	
	H	×	×	×	×		Invalid	
	L	L	×	×	×		Maintain Power Down Mode	
Power Down	L	Н	Ĥ	×	×	PDEX	Exit Power Down Mode \rightarrow Idle after	
	L	н		~	~		^t PDEX Illegal	
			L	×	×			
	Н	×	×	×	×	—	Invalid	
Self-Refreshing	L	L	×	×	×		Maintain Self-Refresh	
-	L	н	H	×	×	SELFX	Exit Self-Refresh \rightarrow Idle after I _{REFC}	
	L	Н	L	×	×		Illegal	

Notes: 12. Illegal if any bank is not idle.

13. Illegal to bank in specified states; Function may be legal in the bank inidicated by Bank Address (BA).

14. Illegal if t_{FPDL} is not satisfied.

MODE REGISTER TABLE

Regular Mode Register (Notes: 1)

ADDRES	S	BA1 [*]	[*] 1	BA0 ^{*1}	A14~A8	A	7 ^{*3}	A6~A4		A3	A2~A0	
Registe	r	0		0	0	-	TE	CL		ВТ	BL	
			¥									
	A7	TEST MODE (TE)		DE (TE)				A3	BURS	RST TYPE (BT)		
	0	Regular (default)		lefault)				0	Sequential]/	
	1	Test	est Mode Entry					1	Ir	nterleave]/	
											\downarrow	
A6	A5	A4	CAS LATENCY (CL)		CL)		A2	A1	A0	BURST LENGTH (BL		
0	0	×	Reserved ^{*2}			F	0	0	0	Reserved ^{*2}		
0	1	0	Reserved ^{*2}			F	0	0	1	2		
0	1	1	3			ſ	0	1	0	4		
1	0	0	4			ſ	0	1	1	- Reserved ^{*2}		
1	0	1	Reserved ^{*2}			Γ	1	×	×			
1	1	0	Reserved ^{*2}				I		<u> </u>			
1	1	1	Reserved ^{*2}									

Extended Mode Register (Notes: 4)


Register 0 1 0 0 0 DIC 0 DIC DIC	ADDRESS	BA1 ^{*4}	BA0 ^{*4}	A14~A12	A11	A10~A7	A6	A5~A2	A1	A0 ^{*5}
A6A1(DIC)00Normal Output Driver01Strong Output Driver10Weaker Output Driver	Register	0	1	0	0	0	DIC	0	DIC	DS
A6A1(DIC)00Normal Output Driver01Strong Output Driver10Weaker Output Driver				_						
01Strong Output Driver10Weaker Output Driver				A6	A1	OUTPUT DRI		ANCE CON	TROL	
1 0 Weaker Output Driver				0	0	No	rmal Outpu	t Driver		
				0	1	Str	ong Output	Driver		
1 1 Weakest Output Driver				1	0	We	aker Outpu	t Driver		
				1	1	Wea	akest Outpu	ut Driver		

A0	DLL SWITCH (DS)					
0	DLL Enable					
1	DLL Disable					

Notes: 1. Regular Mode Register is chosen using the combination of BA0 = 0 and BA1 = 0.


- $\ \ \, \hbox{$2$. ``Reserved'' places in Regular Mode Register should not be set.} } \\$
- A7 in Regular Mode Register must be set to "0" (low state). Because Test Mode is specific mode for supplier.
- 4. Extended Mode Register is chosen using the combination of BA0 = 1 and BA1 = 0.
- 5. A0 in Extended Mode Register must be set to "0" to enable DLL for normal operation.

STATE DIAGRAM




TIMING DIAGRAMS


SINGLE BANK READ TIMING (CL = 3)




SINGLE BANK READ TIMING (CL = 4)




SINGLE BANK WRITE TIMING (CL = 3)




SINGLE BANK WRITE TIMING (CL = 4)




SINGLE BANK READ-WRITE TIMING (CL = 3)



SINGLE BANK READ-WRITE TIMING (CL = 4)




MULTIPLE BANK READ TIMING (CL = 3)




2003-04-21 28/49

MULTIPLE BANK READ TIMING (CL = 4)




Note: I_{RC} to the same bank must be satisfied.


MULTIPLE BANK WRITE TIMING (CL = 3)



MULTIPLE BANK WRITE TIMING (CL = 4)




MULTIPLE BANK READ-WRITE TIMING (BL = 2)




Note: I_{RC} to the same bank must be satisfied.

MULTIPLE BANK READ-WRITE TIMING (BL = 4)



Note: I_{RC} to the same bank must be satisfied.


WRITE with VARIAVLE WRITE LENGTH (VW) CONTROL (CL = 4)



Note: DQS input must be continued till end of burst count even if some of laster data is masked.

<u>POWER DOWN TIMING</u> (CL = 4, BL = 4)

Read cycle to Power Down Mode



 Note:
 PD
 must be kept "High" level until end of Burst data output.


 PD
 should be brought to "High" within t_{REFI}(max.) to maintain the data written into cell.

 In Power Down Mode,
 PD "Low" and a stable clock signal must be maintained.

 When
 PD is brought to "High", a valid executable command may be applied I_{PDA} cycles later.

<u>POWER DOWN TIMING</u> (CL = 4, BL = 4)

Write cycle to Power Down Mode



 PD must be kept "High level until WL+2 clock cycles from LAL command.


 PD should be brought to "High" within t_{REFI}(max.) to maintain the data written into cell.

 In Power Down Mode, PD "Low" and a stable clock signal must be maintained.

When $~\overline{\text{PD}}$ is brought to "High", a valid executable command may be applied I_{PDA} cycles later.

<u>MODE REGISTER SET TIMING</u> (CL = 4, BL = 2)


From Read operation to Mode Register Set operation.



Note: Minimum delay from LAL following RDA to RDA of MRS operation is CL+BL/2.

<u>MODE REGISTER SET TIMING</u> (CL = 4, BL = 4)

From Write operation to Mode Register Set operation.




Note: Minimum delay from LAL following WRA to RDA of MRS operation is WL+BL/2.

<u>TOSHIBA</u>

EXTENDED MODE REGISTER SET TIMING (CL = 4, BL = 2)


From Read operation to Extended Mode Register Set operation.



Note: Minimum delay from LAL following RDA to RDA of EMRS operation is CL+BL/2. DLL switch in Extended Mode Register must be set to enable mode for normal operation. DLL lock-on time is needed after initial EMRS operation. See Power Up Sequence.

EXTENDED MODE REGISTER SET TIMING (CL = 4, BL = 4)


From Write operation to Extended Mode Register Set operation.



Note: DLL switch in Extended Mode Register must be set to enable mode for normal operation. DLL lock-on time is needed after initial EMRS operation. See Power Up Sequence. Minimum delay from LAL following WRA to RDA of EMRS operation is WL+BL/2.


<u>TOSHIBA</u>

<u>AUTO-REFRESH TIMING</u> (CL = 4, BL = 4)



Note: In case of CL = 4, I_{REFC} must be meet 18 clock cycles. When the Auto-Refresh operation is performed, the synthetic average interval of Auto-Refresh command specified by t_{REFI} must be satisfied.


 t_{REFI} is average interval time in 8 Refresh cycles that is sampled randomly.



 t_{REFI} is specified to avoid partly concentrated current of Refresh operation that is activated larger area than Read / Write operation.


SELF-REFRESH ENTRY TIMING

TOSHIBA



- 2. PD must be brought to "Low" within the timing between t_{FPDL}(min) and t_{FPDL}(max) to Self Refresh mode. When PD is brought to "Low" after I_{PDV}, TC59LM913/05AMB perform Auto Refresh and enter Power down mode. In case of PD fall between t_{FPDL}(max) and I_{PDV}, TC59LM913/05AMB will either entry Self-Refresh mode or Power down mode after Auto-Refresh operation. It can't be specified which mode TC59LM913/05AMB operates.
- It is desirable that clock input is continued at least I_{CKD} from REF command even though PD is brought to "Low" for Self-Refresh Entry.
- 4. In case of Self-Refresh entry after Write Operation, the delay time from the LAL command following WRA to the REF command is Write latency (WL)+3 clock cycles minimum.

SELF-REFRESH EXIT TIMING



Notes: 1. Mis don't care.

- 2. Clock should be stable prior to \overline{PD} = "High" if clock input is suspended in Self-Refresh mode.
- 3. DESL command must be asserted during I_{REFC} after PD is brought to "High".
- 4. IPDA is defined from the first clock rising edge after PD is brought to "High".
- 5. It is desirable that one Auto-Refresh command is issued just after Self-Refresh Exit before any other operation.
- 6. Any command (except Read command) can be issued after I_{REFC}.
- 7. Read command (RDA + LAL) can be issued after ILOCK.

FUNCTIONAL DESCRIPTION

Network FCRAMTM

FCRAMTM is an acronym of Fast Cycle Random Access Memory. The Network FCRAMTM is competent to perform fast random core access, low latency and high-speed data transfer.

PIN FUNCTIONS

CLOCK INPUTS: CLK & CLK

The CLK and $\overline{\text{CLK}}$ inputs are used as the reference for synchronous operation. CLK is master clock input. The $\overline{\text{CS}}$, FN and all address input signals are sampled on the crossing of the positive edge of CLK and the negative edge of $\overline{\text{CLK}}$. The DQS and DQ output are aligned to the crossing point of CLK and $\overline{\text{CLK}}$. The timing reference point for the differential clock is when the CLK and $\overline{\text{CLK}}$ signals cross during a transition.

POWER DOWN: PD

The PD input controls the entry to the Power Down or Self-Refresh modes. The \overline{PD} input does not have a Clock Suspend function like a CKE input of a standard SDRAMs, therefore it is illegal to bring \overline{PD} pin into low state if any Read or Write operation is being performed.

CHIP SELECT & FUNCTION CONTROL: CS & FN

The \overline{CS} and FN inputs are a control signal for forming the operation commands on FCRAMTM. Each operation mode is decided by the combination of the two consecutive operation commands using the \overline{CS} and FN inputs.

BANK ADDRESSES: BA0~BA1

The BA0 to BA1 inputs are latched at the time of assertion of the RDA or WRA command and are selected the bank to be used for the operation. BA0 and BA1 also define which mode register is loaded during the Mode Register Set command (MRS or EMRS).

	BA0	BA1
Bank #0	0	0
Bank #1	1	0
Bank #2	0	1
Bank #3	1	1

8 bank operation can be performed using A14 as follows.

	BA0	BA1	A14 (BA2)
Bank #0	0	0	0
Bank #1	1	0	0
Bank #2	0	1	0
Bank #3	1	1	0
Bank #4	0	0	1
Bank #5	1	0	1
Bank #6	0	1	1
Bank #7	1	1	1

ADDRESS INPUTS: A0~A14

Address inputs are used to access the arbitrary address of the memory cell array within each bank. The Upper Addresses with Bank addresses are latched at the RDA or WRA command and the Lower Addresses are latched at the LAL command. The A0 to A14 inputs are also used for setting the data in the Regular or Extended Mode Register set cycle.

	UPPER ADDRESS	LOWER ADDRESS
TC59LM905AMB	A0~A14	A0~A8
TC59LM913AMB	A0~A14	A0~A7

DATA INPUT/OUTPUT: DQ0~DQ7 or DQ15

The input data of DQ0 to DQ15 are taken in synchronizing with the both edges of DQS input signal. The output data of DQ0 to DQ15 are outputted synchronizing with the both edges of DQS signal.

DATA STROBE: DQS, LDQS / UDQS

The DQS is bi-directional signal. Both edge of DQS are used as the reference of data input or output. In write operation, the DQS used as an input signal is utilized for a latch of write data. In read operation, the DQS is an output signal provides the read data strobe.

POWER SUPPLY: VDD, VDDQ, VSS, VSSQ

V_{DD} and V_{SS} are power supply pins for memory core and peripheral circuits. V_{DDQ} and V_{SSQ} are power supply pins for the output buffer.

REFERENCE VOLTAGE: VREF

VREF is reference voltage for all input signals.

COMMAND FUNCTIONS and OPERATIONS

TC59LM913/05AMB are introduced the two consecutive command input method. Therefore, except for Power Down mode, each operation mode decided by the combination of the first command and the second command from stand-by states of the bank to be accessed.

<u>Read Operation</u> (1st command + 2nd command = RDA + LAL)

Issuing the RDA command with Bank Addresses and Upper Addresses to the idle bank puts the bank designated by Bank Address in a read mode. When the LAL command with Lower Addresses is issued at the next clock of the RDA command, the data is read out sequentially synchronizing with the both edges of DQS output signal (Burst Read Operation). The initial valid read data appears after \overline{CAS} latency from the issuing of the LAL command. The valid data is outputted for a burst length. The \overline{CAS} latency, the burst length of read data and the burst type must be set in the Mode Register beforehand. The read operated bank goes back automatically to the idle state after l_{RC} .

Write Operation (1st command + 2nd command = WRA + LAL)

Issuing the WRA command with Bank Addresses and Upper Addresses to the idle bank puts the bank designated by Bank Address in a write mode. When the LAL command with Lower Addresses is issued at the next clock of the WRA command, the input data is latched sequentially synchronizing with the both edges of DQS input signal (Burst Write Operation). The data and DQS inputs have to be asserted in keeping with clock input after \overline{CAS} latency-1 from the issuing of the LAL command. The DQS has to be provided for a burst length. The \overline{CAS} latency and the burst type must be set in the Mode Register beforehand. The write operated bank goes back automatically to the idle state after I_{RC} . Write Burst Length is controlled by VW0 and VW1 inputs with LAL command. See VW truth table.

Auto-Refresh Operation (1st command + 2nd command = WRA + REF)

TC59LM913/05AMB are required to refresh like a standard SDRAM. The Auto-Refresh operation is begun with the REF command following to the WRA command. The Auto-Refresh mode can be effective only when all banks are in the idle state and all outputs are in Hi-Z states. In a point to notice, the write mode started with the WRA command is canceled by the REF command having gone into the next clock of the WRA command instead of the LAL command. The minimum period between the Auto-Refresh command and the next command is specified by lREFC. However, about a synthetic average interval of Auto-Refresh command, it must be careful. In case of equally distributed refresh, Auto-Refresh command has to be issued within once for every 7.8 μ s by the maximum. In case of burst refresh or random distributed refresh, the average interval of eight consecutive Auto-Refresh commands has to be more than 400 ns always. In other words, the number of Auto-Refresh cycles that can be performed within 3.2 μ s (8 \times 400 ns) is to 8 times in the maximum.

<u>Self-Refresh Operation</u> (1st command + 2nd command = WRA + REF with $PD^{*}L^{*}$)

In case of Self-Refresh operation, refresh operation can be performed automatically by using an internal timer. When all banks are in the idle state and all outputs are in Hi-Z states, the TC59LM913/05AMB become Self-Refresh mode by issuing the Self-Refresh command. \overrightarrow{PD} has to be brought to "Low" within tFPDL from the REF command following to the WRA command for a Self-Refresh mode entry. In order to satisfy the refresh period, the Self-Refresh entry command should be asserted within 7.8 µs after the latest Auto-Refresh command. Once the device enters Self-Refresh mode, the DESL command must be continued for lREFC period. In addition, it is desirable that clock input is kept in lCKD period. The device is in Self-Refresh mode as long as \overrightarrow{PD} held "Low". During Self-Refresh mode, all input and output buffers are disabled except for \overrightarrow{PD} , therefore the power dissipation lowers. Regarding a Self-Refresh mode exit, \overrightarrow{PD} has to be changed over from "Low" to "High" along with the DESL command, and the DESL command has to be continuously issued in the number of clocks specified by lREFC. The Self-Refresh exit function is asynchronous operation. It is required that one Auto-Refresh command is issued to avoid the violation of the refresh period just after lREFC from Self-Refresh exit.

Power Down Mode (P⊕"L")

When all banks are in the idle state and DQ outputs are in Hi-Z states, the TC59LM913/05AMB become Power Down Mode by asserting \overline{PD} is "Low". When the device enters the Power Down Mode, all input and output buffers are disabled after specified time except for \overline{PD} . Therefore, the power dissipation lowers. To exit the Power Down Mode, \overline{PD} has to be brought to "High" and the DESL command has to be issued for two clocks cycle after \overline{PD} goes high. The Power Down exit function is asynchronous operation.

<u>Mode Register Set</u> (1st command + 2nd command = RDA + MRS)

When all banks are in the idle state, issuing the MRS command following to the RDA command can program the Mode Register. In a point to notice, the read mode started with the RDA command is canceled by the MRS command having gone into the next clock of the RDA command instead of the LAL command. The data to be set in the Mode Register is transferred using A0 to A14, BA0 to BA1 address inputs. The TC59LM913/05AMB have two mode registers. These are Regular and Extended Mode Register. The Regular or Extended Mode Register is chosen by BA0 and BA1 in the MRS command. The Regular Mode Register designates the operation mode for a read or write cycle. The Regular Mode Register has four function fields.

The four fields are as follows:

- (R-1) Burst Length field to set the length of burst data
- (R-2) Burst Type field to designate the lower address access sequence in a burst cycle
- (R-3) **CAS** Latency field to set the access time in clock cycle
- (R-4) Test Mode field to use for supplier only.

The Extended Mode Register has four function fields.

The three fields are as follows:

- (E-1) DLL Switch field to choose either DLL enable or DLL disable
- (E-2) Output Driver Impedance Control field.
- (E-3) DQS enable field.

Once those fields in the Mode Register are set up, the register contents are maintained until the Mode Register is set up again by another MRS command or power supply is lost. The initial value of the Regular or Extended Mode Register after power-up is undefined, therefore the Mode Register Set command must be issued before proper operation.

• Regular Mode Register/Extended Mode Register change bits (BA0, BA1). These bits are used to choose either Regular MRS or Extended MRS

BA1	BA0	A14~A0
0	0	Regular MRS Cycle
0	1	Extended MRS Cycle
1	×	Reserved

Regular Mode Register Fields

(R-1) Burst Length field (A2 to A0)

This field specifies the data length for column access using the A2 to A0 pins and sets the Burst Length to be 2 or 4 words.

A2	A1	A0	BURST LENGTH
0	0	0	Reserved
0	0	1	2 words
0	1	0	4 words
0	1	1	Reserved
1	×	×	Reserved


(R-2) Burst Type field (A3)

The Burst Type can be chosen Interleave mode or Sequential mode. When the A3 bit is "0", Sequential mode is selected. When the A3 bit is "1", Interleave mode is selected. Both burst types support burst length of 2 and 4 words.

A3	BURST TYPE
0	Sequential
1	Interleave

• Addressing sequence of Sequential mode (A3)

A column access is started from the inputted lower address and is performed by incrementing the lower address input to the device.



Addressing sequence for Sequential mode

DATA	ACCESS ADDRES	BURST LENGTH
Data 0	n)] 2 words (address bits is LA0)
Data 1	n + 1	not carried from LA0~LA1
Data 2	n + 2	4 words (address bits is LA1, LA0) not carried from LA1~LA2
Data 3	n + 3)

Addressing sequence of Interleave mode

A column access is started from the inputted lower address and is performed by interleaving the address bits in the sequence shown as the following.

-				0						
DATA			A	CCE	SS A	DDR	ESS			BURST LENGTH
Data 0	···A8	A7	A6	A5	A4	A3	A2	A1	A0) } 2 words
Data 1	···A8	A7	A6	A5	A4	A3	A2	A1	A0	
Data 2	···A8	A7	A6	A5	A4	A3	A2	A1	A0	4 words
Data 3	···A8	A7	A6	A5	A4	A3	A2	Ā1	ĀŪ	J

Addressing sequence for Interleave mode

(R-3) CAS Latency field (A6 to A4)

This field specifies the number of clock cycles from the assertion of the LAL command following the RDA command to the first data read. The minimum values of \overline{CAS} Latency depends on the frequency of CLK. In a write mode, the place of clock that should input write data is \overline{CAS} Latency cycles – 1.

A6	A5	A4	CAS LATENCY
0	0	0	Reserved
0	0	1	Reserved
0	1	0	Reserved
0	1	1	3
1	0	0	4
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved

(R-4) Test Mode field (A7)

This bit is used to enter Test Mode for supplier only and must be set to "0" for normal operation.

(R-5) Reserved field in the Regular Mode Register

• Reserved bits (A8 to A14)

These bits are reserved for future operations. They must be set to "0" for normal operation.

Extended Mode Register fields

(E-1) DLL Switch field (A0)

This bit is used to enable DLL. When the A0 bit is set "0", DLL is enabled. This bit must be set to "0" for normal operation.

(E-2) Output Driver Impedance Control field (A1, A6)

This field is used to choose Output Driver Strength. Four types of Driver Strength are supported.

A6	A1	OUTPUT DRIVER IMPEDANCE CONTROL
0	0	Normal Output Driver
0	1	Strong Output Driver
1	0	Weaker Output Driver
1	1	Weakest Output Driver

(E-3) DQS enable (A10)

DQS is not supported. This bit must be always set "0".

(E-4) Reserved field (A2 to A5, A7 to A9, A11 to A14)

These bits are reserved for future operations and must be set to "0" for normal operation.

RESTRICTIONS ON PRODUCT USE

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.