TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC


T C 4 S 8 1 F

2 INPUT AND GATE

The TC4S81F is 2-input positive logic AND gates. Gate output with inverter buffer improve the inputoutput characteristics and even if the load capacitance increases, it can be stopped the change of propagation time.


MAXIMUM RATINGS (Ta = 25°C)

CHARACTERISTIC	SYMBOL	RATING	UNIT
DC Supply Voltage	V _{DD}	V _{SS} - 0.5~V _{SS} + 20	V
Input Voltage	VIN	$V_{SS} - 0.5 \sim V_{DD} + 0.5$	V
Output Voltage	VOUT	$V_{SS} - 0.5 \sim V_{DD} + 0.5$	V
DC Input Current	^I IN	± 10	mA
Power Dissipation	PD	200	mW
Operating Temperature Range	T _{opr}	- 40~85	°C
Storage Temperature Range	T _{stg}	- 65~150	°C
Lead Temperature (10s)	Тլ	260	°C




Weight : 0.016g (Typ.)


LOGIC DIAGRAM



PIN CONFIGURATION (TOP VIEW)



MARKING



961001EBA2

● TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

RECOMMENDED OPERATING CONDITIONS ($V_{SS} = 0V$)

CHARACTERISTIC	SYMBOL		MIN.	TYP.	MAX.	UNIT
DC Supply Voltage	V _{DD}	—	3	_	18	V
Input Voltage	V _{IN}		0		V _{DD}	V

STATIC ELECTRICAL CHARACTERISTICS $(V_{SS} = 0V)$

CHARACTERISTIC SYM		TEST CONDITION	V _{DD} – 40°C		0°C	25°C			85°C		UNIT
CHARACTERISTIC	BOL		(V)	MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High-Level			5	4.95	_	4.95	5.00	—	4.95	Ι	
Output Voltage	l _{OUT} <1μΑ V _{IN} = V _{DD}	10	9.95	—	9.95	10.00		9.95	—		
Output Voltage			15	14.95	—	14.95	15.00	—	14.95	_	v
Low-Level		llou-l~1A	5	_	0.05		0.00	0.05	_	0.05	v
Output Voltage	VOL	$ OUT < 1\mu A$	10	—	0.05	—	0.00	0.05	—	0.05	
Output voltage		$V_{IN} = V_{DD}, V_{SS}$	15	—	0.05		0.00	0.05	—	0.05	
		V _{OH} = 4.6V	5	- 0.61		- 0.51	- 1.0	—	- 0.42	_	
Output High	1	V _{OH} = 2.5V	5	- 2.5	—	- 2.1	- 4.0		– 1.7		
Current	ЮН	V _{OH} = 9.5V	10	– 1.5	—	– 1.3	- 2.2		_ 1.1	—	
		$V_{IN} = V_{DD}$	15	- 4.0	—	- 3.4	- 9.0	_	– 2.8	_	
		V _{OL} = 0.4V	5	0.61	_	0.51	1.2	—	0.42	_	mA
Output Low	.	V _{OL} = 0.5V	10	1.5	_	1.3	3.2		1.1	_	
Current	IOL	$V_{OL} = 1.5V$	15	4.0	_	3.4	12.0		2.8	_	
		$V_{IN} = V_{DD}, V_{SS}$	1								
		V _{OUT} = 0.5V, 4.5V	5	3.5	_	3.5	2.75	_	3.5	_	
Langet I Back Maltana		V _{OUT} = 1.0V, 9.0V	10	7.0	—	7.0	5.5		7.0	—	
Input High Voltage	VIH	V _{OUT} = 1.5V, 13.5V	15	11.0	—	11.0	8.25		11.0		
		lout <1μA	1								
		$V_{OUT} = 0.5V$	5	_	1.5		2.25	1.5	_	1.5	V
Input Low Voltage VIL	.,	V _{OUT} = 1.0V	10	_	3.0	_	4.5	3.0	_	3.0	
	VIL	$V_{OUT} = 1.5V$	15	_	4.0		6.75	4.0	_	4.0	
	lout <1μA	1									
Input H Level	Чн	V _{IH} = 18V	18	_	0.1	_	10-5	0.1	—	1.0	
Current L Level	ΙL	V _{IL} = 0V	18	_	-0.1	_	- 10 ⁻⁵	- 0.1	_	- 1.0	μA
Quieseent			5	_	0.25	_	0.001	0.25	—	7.5	
Quiescent Device Current	IDD	$V_{IN} = V_{SS}, V_{DD}$	10	_	0.5	—	0.001	0.5		15	μA
		*	15		1.0		0.002	1.0	<u> </u>	30	

* All valid input combinations.

961001EBA2'

The products described in this document are subject to foreign exchange and foreign trade control laws.
The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
The information contained herein is subject to change without notice.


CHARACTERISTIC	SYMBOL	TEST CONDITION	V _{DD} (V)	MIN.	TYP.	MAX.	UNIT	
Output Transition Time			5	_	70	200		
Output Transition Time (Low to High)	t _{TLH}	_	10	_	35	100		
			15	—	30	80		
Output Transition Time			5	—	70	200	ns	
Output Transition Time (High to Low)	t _{THL}	_	10	—	35	100		
			15	—	30	80		
	t _{pLH}		5	_	65	200		
Propagation Delay Time		—	10	—	30	100		
			15	—	25	80		
Propagation Delay Time			5	_	65	200	ns	
	t _{pHL}	—	10	—	30	100		
			15	—	25	80		
Input Capacitance	CIN	_		_	5	7.5	рF	


WAVEFORM

DYNAMIC ELECTRICAL CHARACTERISTICS (Ta = 25° C, V_{SS} = 0V, C_L = 50pF)

CIRCUIT AND WAVEFORM FOR MEASUREMENT OF DYNAMIC CHARACTERISTICS


TEST CIRCUIT






OUTLINE DRAWING SSOP5-P-0.95

Unit : mm





Weight : 0.016g (Typ.)