

# SYNCHRONOUS BURST SRAM

# 64K x 32 SRAM

3.3V supply, fully registered inputs and outputs, burst counter

### **FEATURES**

- Fast Access times: 4.5, 5, 6, 7, and 8ns
- East clock speed: 125,100, 83, 66, and 50 MHz
- ¡ Provide high performance 3-1-1-1 access rate
- Fast OE access times: 4.5, 5 and 6ns
- i Single 3.3V +10%/-5% power supply
- ¡ Common data inputs and data outputs
- i BYTE WRITE ENABLE and GLOBAL WRITE control
- i Three chip enables for depth expansion and address pipelining
- ¡ Address, control, input, and output pipelined registers
- i Enternally self-timed WRITE CYCLE
- WRITE pass-through capability
- ¡ Burst control pins (interleaved or linear burst sequence)
- i High density, high speed packages
- i Low capacitive bus loading
- ¡ High 30pF output drive capability at rated access time
- i SNOOZE MODE for reduced power standby
- i Single cycle disable ( Pentium<sup>TM</sup> BSRAM compatible )


### **OPTIONS**

TIMING	MARKING
4.5ns access/8ns cycle	-4.5
5ns access/10ns cycle	-5
6ns access/12ns cycle	-6
7ns access/15ns cycle	-7
8ns access/20ns cycle	-8
Package	
100-pin QFP	Q
100-pin TQFP	T

# **Part Number Examples**

PART NO.	Pkg.	BURST SEQUENCE
T35L6432A-5Q	Q	Interleaved
		(MODE=NC or VCC)
T35L6432A-5T	T	Linear (MODE=GND)

### **PIN ASSIGNMENT** (Top View)



### **GENERAL DESCRIPTION**

The Taiwan Memory Technology Synchronous Burst RAM family employs: high-speed, low power CMOS design using advanced triple-layer polysilicon, double-layer metal technology. Each memory cell consists of four transistors and two high valued resistors.

The T35L6432A SRAM integrates 65536 x 32 SRAM cells with advanced synchronous peripheral circuitry and a 2-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining

P. 1



### **GENERAL DESCRIPTION** (continued)

 $\begin{array}{c} \underline{\text{chip enable (CE), depth- expansion chip enables}}\\ (\overline{CE2} & \underline{\text{and }} & CE2), \underline{\text{burst control inputs}}\\ (\overline{ADSC}, \overline{ADSP}, & \underline{\text{and }} & \overline{ADV}), & \underline{\text{write enables}}\\ (\overline{BW1}, & \overline{BW2}, & \overline{BW3}, & \overline{BW4}, & \underline{\text{and }} & \overline{BWE}), & \underline{\text{and global write (}}\overline{GW}). \end{array}$ 


Asynchronous inputs include the output enable  $(\overline{OE})$ , Snooze enable (ZZ) and burst mode control (MODE). The data outputs (Q), enabled by  $\overline{OE}$ , are also asynchronous.

Addresses and chip enables are registered with either address status processor ( $\overline{ADSP}$ ) or address status controller ( $\overline{ADSC}$ ) input pins. Subsequent burst addresses can be internally generated as controlled by the burst advance pin ( $\overline{ADV}$ ).

Address, data inputs, and write controls are registered on-chip to initiate self-timed WRITE cycle. WRITE cycles can be one to four bytes

wide as controlled by the write control inputs. Individual byte write allows individual byte to be BW1 controls DQ1-DQ8. written. BW<sub>2</sub> controls DO9-DO16. BW3 controls DO17-DO BW4 controls DO25-DO32. 24. BW1. BW2, BW3, and BW4 can be active only with BWE being LOW. GW being LOW causes all bytes to be written. WRITE pass-through capability allows written data available at the output for the immediately next READ cycle. This device also incorporates pipelined enable circuit for easy depth expansion without penalizing system performance. The T35L6432A operates from a 3.3V + 10%/-5% power supply. The device is ideally suited for Pentium™, 680X0, and Power PCTM systems and for systems that are benefited from a wide synchronous data bus.

### FUNCTIONAL BLOCK DIAGRAM



Note: 1. The Functional Block Diagram illustrates simplified device operation. See Truth Table, pin descriptions and timing diagrams for detailed information.



### PIN DESCRIPTIONS

QFP PINS	SYM.	TYPE	DESCRIPTION
32-37, 44-49,	A0-	Input-	Addresses: These inputs are registered and must meet the setup and
81, 82, 99, 100,	A15	Synchronous	hold times around the rising edge of CLK. The burst counter -
			generates internal addresses associated with A0 and A1, during
			burst cycle and wait cycle.
93-96	$\overline{\mathrm{BW1}}$	Input-	Byte Write: A byte write is LOW for a WRITE cyle and HIGH for
	$\overline{\mathrm{BW2}}$	Synchronous	a READ cycle. $\overline{BW1}$ controls DQ1-DQ8. $\overline{BW2}$ controls DQ9-
	$\overline{BW3}$		DQ16. $\overline{BW3}$ controls DQ17-DQ24. $\overline{BW4}$ controls DQ25-DQ32.
	$\overline{\mathrm{BW4}}$		Data I/O are high impedance if either of these inputs are LOW,
			conditioned by BWE being LOW.
87	$\overline{\text{BWE}}$	Input-	Write Enable: This active LOW input gates byte write operations
		Synchronous	and must meet the setup and hold times around the rising edge of
			CLK.
88	$\overline{\text{GW}}$	Input-	Global Write: This active LOW input allows a full 32-bit WRITE
		Synchronous	to occur independent of the $\overline{BWE}$ and $\overline{BWn}$ lines and must meet
			the setup and hold times around the rising edge of CLK.
89	CLK	Input-	Clock: This signal registers the addresses, data, chip enables, write
		Synchronous	control and burst control inputs on its rising edge. All synchronous
			inputs must meet setup and hold times around the clock's rising
			edge.
98	$\overline{\text{CE}}$	Input-	Synchronous Chip Enable: This active LOW input is used to enable
		Synchronous	the device and conditions internal use of ADSP. This input is
			sampled only when a new external address is loaded.
92	CE2	Input-	Synchronous Chip Enable: This active LOW input is used to enable
		Synchronous	the device. This input is sampled only when a new external address
			is loaded. This input can be used for memory depth expansion.
97	CE2	Input-	Synchronous Chip Enable: This active HIGH input is used to enable
		Synchronous	the device. This input is sampled only when a new external address
			is loaded. This input can be used for memory depth expansion.
86	$\overline{OE}$	Input	Output enable: This active LOW asynchronous input enables the
			data output drivers.
83	$\overline{\text{ADV}}$	Input-	Address Advance: This active LOW input is used to control the
		Synchronous	internal burst counter. A HIGH on this pin generates wait cycle
			(no address advance).
84	ADSP	Input-	Address Status Processor: This active LOW input, along with $\overline{\text{CE}}$
		Synchronous	being LOW, causes a new external address to be registered and a
			READ cycle is initiated using the new address.
85	ADSC	Input-	Address Status Controller:This active LOW input causes device to
		_	be deselected or selected along with new external address to be
			registered. A READ or WRITE cycle is initiated depending upon
			write control inputs.



# PIN DESCRIPTIONS (continued)

QFP PINS	SYM.	TYPE	DESCRIPTION
31	MODE	Input-	Mode: This input selects the burst sequence. A LOW on this pin
		Static	selects LINEAR BURST. A NC or HIGH on this pin selects
			INTERLEAVED BURST. Do not alter input state while device is
			operating.
64	ZZ	Input	Snooze Enable: This active HIGH asynchronous input causes the
			device to enter a low-power standby mode in which all data in the
			memory arry is retained.
2,3,6-9,12,13, 18,	DQ1-	Input/	Data Inputs/Outputs: First Byte is DQ1-DQ8. Second Byte is
19,22-25,28,29,52,	DQ32	Output	DQ9-DQ16. Third Byte is DQ17-DQ24. Fourth Byte is DQ25-
53,56-59,62,63,68,			DQ32. Input data must meet setup and hold times around the
69,72-75,78,79,			rising edge of CLK.
15,41,65,91	VCC	Supply	Power Supply: 3.3V +10%/-5%
17,40,67,90	VSS	Ground	Ground: GND
4,11,20,27,54,	VCCQ	I/O Supply	Output Buffer Supply: 3.3V +10%/-5%
61,70,77			
5,10,21,26,55,	VSSQ	I/O Ground	Output Buffer Ground: GND
60,71,76			
1,14,16,30,38,39,	NC	-	No Connect: These signals are not internally connected.
42,43,50,51,66,80			



### **INTERLEAVED BURST ADDRESS TABLE** (MODE = NC/VCC)

First Address	Second Address	Third Address	Fourth Address
(external)	(internal)	(internal)	(internal)
AA00	AA01	AA10	AA11
AA01	AA00	AA11	AA10
AA10	AA11	AA00	AA01
AA11	AA10	AA01	AA00

### **LINEAR BURST ADDRESS TABLE** (MODE = GND)

First Address (external)	Second Address (internal)	Third Address (internal)	Fourth Address (internal)
AA00	AA01	AA10	AA11
AA01	AA10	AA11	AA00
AA10	AA11	AA00	AA01
AA11	AA00	AA01	AA10

### PARTIAL TRUTH TABLE FOR READ/WRITE

Function	GW	BWE	BW1	BW2	BW3	$\overline{\mathrm{BW4}}$
READ	Н	Н	X	X	X	X
READ	Н	L	Н	Н	Н	Н
WRITE one byte	Н	L	L	Н	Н	Н
WRITE all byte	Н	L	L	L	L	L
WRITE all byte	L	X	X	X	X	X

### WRITE PASS-THROUGH TRUTH TABLE

PREVIOUS CYCLE	PRESENT CY	NEXT CYCLE				
<b>OPERATION</b> $\overline{\mathrm{BWn}}$		OPERATION	CE	BWn	$\overline{OE}$	OPERATION
Initiate WRITE cycle, all bytes	All $L^{2,3}$	Initiate READ cycle	L	Н	L	Read D(n)
Address= $A(n-1)$ , data= $D(n-1)$		Register A(n), $Q = D(n-1)$				
Initiate WRITE cycle, all bytes	All L <sup>2,3</sup>	No new cycle	Н	Н	L	No carry-over from
Address= $A(n-1)$ , data= $D(n-1)$		Q = D(n-1)				previous cycle
Initiate WRITE cycle, all bytes	All L <sup>2,3</sup>	No new cycle	Н	Н	Н	No carry-over from
Address= $A(n-1)$ , data= $D(n-1)$		Q = HIGH-Z				previous cycle
Initiate WRITE cycle, one bytes	ONE L <sup>2</sup>	No new cycle	Н	Н	L	No carry-over from
Address= $A(n-1)$ , data= $D(n-1)$		Q = D(n-1) for one byte				previous cycle

**Note:** 1. Previous cycle may be any cycle(non-burst, burst, or wait).

- 2. BWE is LOW for individual byte WRITE.
- 3. GW = LOW yields the same result for all-byte WRITE operation.



### TRUTH TABLE

OPERATION	ADDRESS	<del>CE</del>	CE2	CE2	ZZ	ADSP	ADSC	ADV	WRITE	ŌE	CLK	DQ
	USED											
Deselected Cycle, Power Down	None	Н	X	X	L	X	L	X	X	X	L-H	High-Z
Deselected Cycle, Power Down	None	L	X	L	L	L	X	X	X	X	L-H	High-Z
Deselected Cycle, Power Down	None	L	Н	X	L	L	X	X	X	X	L-H	High-Z
Deselected Cycle, Power Down	None	L	X	L	L	Н	L	X	X	X	L-H	High-Z
Deselected Cycle, Power Down	None	L	Н	X	L	Н	L	X	X	X	L-H	High-Z
Snooze Cycle, Power Down	None	X	X	X	Н	X	X	X	X	X	X	High-Z
READ Cycle, Begin Burst	External	L	L	Н	L	L	X	X	X	L	L-H	Q
READ Cycle, Begin Burst	External	L	L	Н	L	L	X	X	X	Н	L-H	High-Z
WRITE Cycle, Begin Burst	External	L	L	Н	L	Н	L	X	L	X	L-H	D
READ Cycle, Begin Burst	External	L	L	Н	L	Н	L	X	Н	L	L-H	Q
READ Cycle, Begin Burst	External	L	L	Н	L	Н	L	X	Н	Н	L-H	High-Z
READ Cycle, Continue Burst	Next	X	X	X	L	Н	Н	L	Н	L	L-H	Q
READ Cycle, Continue Burst	Next	X	X	X	L	Н	Н	L	Н	Н	L-H	High-Z
READ Cycle, Continue Burst	Next	Н	X	X	L	X	Н	L	Н	L	L-H	Q
READ Cycle, Continue Burst	Next	Н	X	X	L	X	Н	L	Н	Н	L-H	High-Z
WRITE Cycle, Continue	Next	X	X	X	L	Н	Н	L	L	X	L-H	D
Burst												
WRITE Cycle, Continue	Next	Н	X	X	L	X	Н	L	L	X	L-H	D
Burst												
READ Cycle, Suspend Burst	Current	X	X	X	L	Н	Н	Н	Н	L	L-H	Q
READ Cycle, Suspend Burst	Current	X	X	X	L	Н	Н	Н	Н	Н	L-H	High-Z
READ Cycle, Suspend Burst	Current	Н	X	X	L	X	Н	Н	Н	L	L-H	Q
READ Cycle, Suspend Burst	Current	Н	X	X	L	X	Н	Н	Н	Н	L-H	High-Z
WRITE Cycle, Suspend Burst	Current	X	X	X	L	Н	Н	Н	L	X	L-H	D
WRITE Cycle, Suspend Burst	Current	Н	X	X	L	X	Н	Н	L	X	L-H	D

- **Note:** 1. X means "don't care." H means logic HIGH. L means logic LOW.  $\overline{\text{WRITE}} = \text{L}$  means any one or more byte write enable signals (BW1, BW2, BW3 or BW4) and BWE are LOW, or GW equals LOW. WRITE= H means all byte write signal are HIGH.
  - 2. BW1= enables write to DQ1-DQ8. BW2= enables write to DQ9-DQ16. BW3 = enables write to DQ17-DQ24. BW4=enables write to DQ25-DQ32.
  - 3. All inputs except OE must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
  - 4. Suspending burst generates wait cycle.
  - 5. For a write operation following a read operation. OE must be HIGH before the input data required setup time plus High-Z time for OE and staying HIGH throughout the input data hold time.
  - 6. This device contains circuitry that will ensure the outputs will be High-Z during power-up.
  - 7. ADSP = LOW along with chip being selected always initiates an internal READ cycle at the L-H edge of CLK. A WRITE cycle can be performed by setting WRITE LOW for the CLK L-H edge of the subsequent wait cycle. Refer to WRITE timing diagram for clarification.



### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on VCC Supply Relative to VSS.
0.5V to +4.6V
I/O Supply Voltage VccQ Vss -0.5V to Vcc
$V_{\mbox{IN}}$ 0.5V to Vcc +0.5V
Storage Temperature (plastic)55°C to +150°C
Junction Temperature+150°C
Power Dissipation
Short Circuit Output Current 100mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS

 $(0^{\circ}\text{C} \le \text{Ta} \le 70^{\circ}\text{C}; \text{VCC} = 3.3\text{V} + 10\% / -5\% \text{ unless otherwise noted})$ 

DESCRIPTION	CONDITIONS	SYM.	MIN	MAX	UNITS	NOTES
Input High (Logic) voltage		$V_{IH}$	2	VCCQ + 0.3	V	1, 2
Input Low (Logic) voltage		VIL	-0.3	0.8	V	1, 2
Input Leakage Current	$0V \le V_{\text{IN}} \le VCC$	ILI	-2	2	μΑ	14
Output Leakage Current	Output(s) disabled, 0V ≤ V <sub>OUT</sub> ≤ VCC	ILO	-2	2	μΑ	
Output High Voltage	$I_{OH} = -4.0 \text{ mA}$	VOH	2.4		V	1, 11
Output Low Voltage	$I_{OL} = 8.0 \text{ mA}$	VOL		0.4	V	1, 11
Supply Voltage		Vcc	3.1	3.6	V	1

					M	A	X			
DESCRIPTION	CONDITIONS	SYM.	TYP	-4.5	-5	-6	-7	-8	UNITS	NOTES
Power Supply	Device selected; all inputs ≤V <sub>IL</sub> or	Icc	200	300	270	230	190	150	mA	3, 12, 13
Current:	$\geq$ V <sub>IH</sub> ; cycle time $\geq$ <sup>t</sup> KC MIN; VCC									
Operating	= MAX; outputs open									
Power Supply	Device selected; $\overline{ADSC}$ , $\overline{ADSP}$ ,	I <sub>SB1</sub>	56	155	140	125	115	110	mA	12, 13
Current: Idle	$\overline{ADV}$ , $\overline{GW}$ , $\overline{BWE} \ge V_{IH}$ ; all									
	other									
	inputs $\leq$ V <sub>IL</sub> or $\geq$ V <sub>IH</sub> ; VCC = MAX;									
	cycle time $\geq$ <sup>t</sup> KC MIN: outputs open									
CMOS Standby	Device deselected; VCC = MAX; all	I <sub>SB2</sub>	0.5	5	5	5	5	5	mA	12, 13
	inputs $\leq$ VSS + 0.2 or $\geq$ VCC - 0.2;									
	all inputs static; CLK frequency =0									
TTL Standby	Device deselected; all inputs $\leq V_{IL}$	I <sub>S</sub> B3	15	25	25	25	25	25	mA	12, 13
	or ≥ V <sub>IH</sub> ; all inputs static; VCC =									
	MAX;CLK frequency = 0									
Clock Running	Device deselected; all inputs $\leq V_{IL}$	I <sub>SB4</sub>	30	81	81	76	66	51	mA	12, 13
	or $\geq$ V <sub>IH</sub> ; VCC =MAX; CLK cycle		=							
	time ≥ <sup>t</sup> KCMIN									



### **CAPACITANCE**

DESCRIPTION	CONDITIONS	SYM.	TYP	MAX	UNITS	NOTES
Input Capacitance	$T_A = 25^{\circ}C; f = 1 \text{ MHz}$	$c_{I}$	3	4	pF	4
Input/ Output Capacitance(DQ)	VCC = 3.3V	CO	6	7	pF	4

## THERMAL CONSIDERATION

DESCRIPTION	CONDITIONS	SYM.	<b>QFP TYP</b>	UNITS	NOTES
Thermal Resistance - Junction to	Still air, soldered on 4.25x	$\Theta_{JA}$	20	°C/W	
Ambient					
Thermal Resistance - Junction to Case	1.125 inch 4-layer PCB	ΘЈВ	1	°C/W	

# **AC ELECTRICAL CHARACTERISTICS** (Note 5) (0°C≤T<sub>A</sub>≤70°C; VCC=3.3V +10%/-5%)

DESCRIPTION		-4	1.5		-5		-6	-	.7		-8		
	SYM.	MIN	MAX	UNITS	NOTES								
Clock										•			
Clock cycle time	tKC	8		10		12		15		20		ns	
Clock HIGH time	tKH	3		4		4		5		6		ns	
Clock LOW time	tKL	3		4		4		5		6		ns	
Output Times							•		•	•	•		
Clock to output valid	tKQ		4.5		5		6		7		8	ns	
Clock to output invalid	tKQX	2		2		2		2		2		ns	
Clock to output in Low-Z	tKQLZ	2		3		3		3		3		ns	6, 7
Clock to output in High-Z	tKQHZ		4.5		5		5		6		6	ns	6, 7
OE to output valid	tOEQ		4.5		5		5		5		6	ns	9
OE to output in Low-Z	tOELZ	0		0		0		0		0		ns	6, 7
OE to output in High-Z	tOEHZ		3		4		5		6		6	ns	6, 7
Setup Times					•		•		•	•	•	•	
Address	tAS	2.5		3		3		3		3		ns	8, 10
Address Status( $\overline{ADSC}$ , $\overline{ADSP}$ )	t <sub>ADSS</sub>	2.5		3		3		3		3		ns	8, 10
Address Advance (ADV)	tAAS	2.5		3		3		3		3		ns	8, 10
Byte Write Enables	tws	2.5		3		3		3		3		ns	8, 10
$(\overline{BW1} \sim \overline{BW4}, \overline{BWE}, \overline{GW})$													
Data-in	$t_{DS}$	2.5		3		3		3		3		ns	8, 10
Chip Enables $(\overline{CE}, \overline{CE2}, CE2)$	tCES	2.5		3		3		3		3		ns	8, 10
Hold Times													
Address	tAH	0.5		0.5		0.5		0.5		0.5		ns	8, 10
Address Status( $\overline{ADSC}$ , $\overline{ADSP}$ )	tADSH	0.5		0.5		0.5		0.5		0.5		ns	8, 10
Address Advance (ADV)	tAAH	0.5		0.5		0.5		0.5		0.5		ns	8, 10
Byte Write Enables	tWH	0.5		0.5		0.5		0.5		0.5		ns	8, 10
$(\overline{BW1} \sim \overline{BW4}, \overline{BWE}, \overline{GW})$													
Data-in	tDH	0.5		0.5		0.5		0.5		0.5		ns	8, 10
Chip Enables( $\overline{CE}$ , $\overline{CE2}$ , CE2)	tCEH	0.5		0.5		0.5		0.5		0.5		ns	8, 10

P. 8



### AC TEST CONDITIONS

Input pulse levels	0V to 3.0V
Input rise and fall times	1.5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2

### **Notes:**

- 1. All voltages referenced to VSS (GND).
- 2. Overshoot:  $V_{IH} \le +3.6 \text{ V for } t \le {}^{t}KC/2.$  Undershoot:  $V_{IL} \le -1.0 \text{ V for } t \le {}^{t}KC/2.$
- 3. Icc is given with no output current. Icc increases with greater output loading and faster cycle times.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted
- 6. Output loading is specified with CL = 5 pF as in Fig. 2.
- 7. At any given temperature and voltage condition, <sup>t</sup>KQHZ is less than <sup>t</sup>KQLZ and <sup>t</sup>OEHZ is less than <sup>t</sup>OELZ.

- 8. A READ cycle is defined by byte write enables all HIGH or ADSP LOW along with chip enables being active for the required setup and hold times. A WRITE cycle is defined by at one byte or all byte WRITE per READ/WRITE TRUTH TABLE.
- 9. OE is a "don't care" when a byte write enable is sampled LOW.
- 10. This is a synchronous device. All synchronous inputs must meet specified setup and hold time, except for "don't care" as defined in the truth table.
- 11.AC I/O curves are available upon request.
- 12."Device Deselected means the device is in POWER-DOWN mode as defined in the truth table. "Device Selected" means the device is active.
- 13. Typical values are measured at 3.3V, 25°C and 20ns cycle time.
- 14.MODE pin has an internal pull-up and exhibits an input leakage current of  $\pm$  10 $\mu$ A.

### **OUTPUT LOADS**




Fig.1 OUTPUT LOAD EQUIVALENT




Fig.2 OUTPUT LOAD EQUIVALENT



### **SNOOZE MODE**


SNOOZE MODE is a low current, "power down" mode in which the device is deselected and current is reduced to  $I_{SB2}$ . The duration of SNOOZE MODE is dictated by the length of time the ZZ pin is in a HIGH state. After entering SNOOZE MODE, the clock and all other inputs are ignored. The ZZ pin (pin 64) is an asynchronous, active HIGH input that causes the device to enter

SNOOZE MODE. When the ZZ pin becomes a logic HIGH,  $I_{SB2}$  is guaranteed after the setup time  ${}^{t}ZZ$  is met. Any access pending when entering SNOOZE MODE is not guaranteed to successfully complete. Therefore, SNOOZE MODE must not be initiated until valid pending operations are completed.

### SNOOZE MODE ELECTRICAL CHARACTERISTICS

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Current during						
SNOOZE MODE	$ZZ \ge V_{IH}$	$I_{\mathrm{SB2}}$		5	mA	
ZZ HIGH to						
SNOOZE MODE time		tZZ	2(tKC)		ns	4
SNOOZE MODE						
Operation Recovery Time		tRZZ		2(tKC)	ns	4

### SNOOZE MODE WAVEFORM




**Note:** 1. The  $\overline{CE}$  signal shown above refers to a TRUE state on all chip selects for the device.

2. All other inputs held to static CMOS levels (VIN  $\leq$  Vss + 0.2 V or  $\geq$  Vcc -0.2 V).



### **READ TIMING**




**Note:** 1. Q(A2) refers to output from address A2. Q (A2 + 1) refers to output from the next internal burst address following A2.

- 2.  $\overline{CE2}$  and  $\overline{CE2}$  have timing identical to  $\overline{\overline{CE}}$ . On this diagram, when  $\overline{\overline{CE}}$  is LOW,  $\overline{\overline{CE2}}$  is LOW and  $\overline{\overline{CE2}}$  is HIGH. When  $\overline{\overline{CE}}$  is HIGH and  $\overline{\overline{CE2}}$  is LOW.
- 3. Timing is shown assuming that the device was not enabled before entering into this sequence. OE does not cause Q to be driven until after the following clock rising edge.



### WRITE TIMING




**Note:** 1. Q(A2) refers to output from address A2. Q (A2 + 1) refers to output from the next internal burst address following A2.

- 2.  $\overline{CE2}$  and  $\overline{CE2}$  have timing identical to  $\overline{CE}$ . On this diagram, when  $\overline{CE}$  is LOW,  $\overline{CE2}$  is LOW and  $\overline{CE2}$  is HIGH. When  $\overline{CE}$  is HIGH,  $\overline{CE2}$  is HIGH and  $\overline{CE2}$  is LOW.
- 3. OE must be HIGH before the input data setup and hold HIGH throughout the data hold time. This prevents input/output data contention for the time period to the byte write enable inputs being sampled.
- 4. ADV must be HIGH to permit a WRITE to the loaded address.
- 5. Full width WRITE can be initiated by  $\overline{GW}$  LOW or  $\overline{GW}$  HIGH and  $\overline{BWE}$ ,  $\overline{BW1}$ - $\overline{BW4}$  LOW.



### **READ/WRITE TIMING**




**Note:** 1. Q(A4) refers to output from address A4. Q(A4 + 1) refers to output from the next internal burst address following A4.

- 2. CE2 and CE2 have timing identical to CE. On this diagram, when CE is LOW, CE2 is LOW and CE2 is HIGH. When CE is HIGH, CE2 is HIGH and CE2 is LOW.
- 3. The data bus (Q) remains in High-Z following a WRITE cycle unless an  $\overline{ADSP}$ ,  $\overline{ADSC}$  or  $\overline{ADV}$  cycle is performed.
- 4. GW is HIGH.
- 5. Back-to-back READs may be controlled by either  $\overline{ADSP}$  or  $\overline{ADSC}$ .




# PACKAGE DIMENSIONS 100-LEAD QFP SSRAM (14 x 20 mm)



SYMBOL	DIMENSIONS IN INCHES	DIMENTION IN MM
A	0.130(MAX)	3.302(MAX)
A1	0.112 <sub>j</sub> <b>©</b> 005	2.845 <sub>i</sub> <b>©</b> 127
A2	0.004(MIN)	0.102(MIN)
b	0.012+0.004-0.002	0.300+0.102-0.051
D	0.551 <sub>i</sub> <b>©</b> 005	14.000 <sub>i</sub> <b>Ø</b> 127
Е	0.787 <sub>i</sub> <b>©</b> 005	20.000 <sub>j</sub> <b>Ø</b> 127
e	0.026 <sub>i</sub> <b>©</b> 006	0.650 <sub>i</sub> <b>©</b> 152
HD'	0.677 <sub>i</sub> <b>©</b> 008	17.200 <sub>i</sub> <b>Ó</b> 203
HE'	0.913 <sub>i</sub> <b>©</b> 008	23.200 <sub>j</sub> <b>©</b> 203
L'	0.032 <sub>j</sub> <b>©</b> 008	0.800 <sub>i</sub> <b>©</b> 203
L1'	0.063 <sub>i</sub> <b>©</b> 008	1.600 <sub>i</sub> <b>©</b> 203
t	0.006+0.004-0.002	0.150+0.102-0.051
у	0.004(MAX)	0.102(MAX)
£c	0i C <sub>12i</sub> C	oi C <sub>12i</sub> C



# PACKAGE DIMENSIONS 100-LEAD TQFP SSRAM (14 x 20 mm)



SYMBOL	DIMENSIONS IN INCHES	DIMENTION IN MM
A	0.063(MAX)	1.600(MAX)
A1	0.055 <sub>i</sub> <b>©</b> 005	1.400 <sub>i</sub> <b>Ó</b> 050
A2	0.002(MIN)	0.050(MIN)
b	0.013+0.002-0.004	0.320+0.060-0.100
D	0.551 <sub>i</sub> <b>©</b> 004	14.000 <sub>i</sub> <b>©</b> 100
Е	0.787 <sub>i</sub> <b>©</b> 004	20.000 <sub>i</sub> <b>©</b> 100
e	0.026 <sub>j</sub> <b>©</b> 006	0.650 <sub>i</sub> <b>Ó</b> 152
HD'	0.630 <sub>i</sub> <b>©</b> 004	16.000 <sub>i</sub> <b>©</b> 100
HE'	0.866 <sub>i</sub> <b>©</b> 004	22.000 <sub>i</sub> <b>©</b> 100
L'	0.024 <sub>j</sub> <b>©</b> 006	0.600 <sub>i</sub> <b>Ó</b> 150
L1'	0.039 <sub>i</sub> <b>©</b> 006	1.000 <sub>i</sub> <b>Ø</b> 150
t	0.006 <sub>j</sub> <b>Ó</b> 002	0.150+0.050-0.060
y	0.003(MAX)	0.080(MAX)
£c	Oi C7i C	0i C7i C