#### UNITRODE



UC1841 UC2841 UC3841

### Programmable, Off-Line, PWM Controller

#### **FEATURES**

- All Control, Driving, Monitoring, and Protection Functions Included
- · Low-current, Off-line Start Circuit
- Voltage Feed Forward or Current Mode Control
- Guaranteed Duty Cycle Clamp
- PWM Latch for Single Pulse per Period
- Pulse-by-Pulse Current Limiting Plus Shutdown for Over-Current Fault
- No Start-up or Shutdown Transients
- Slow Turn-on Both Initially and After Fault Shutdown
- Shutdown Upon Over- or Under-Voltage Sensing
- Latch Off or Continuous Retry After Fault
- PWM Output Switch Usable to 1A Peak Current
- 1% Reference Accuracy
- 500kHz Operation
- 18 Pin DIL Package

#### **DESCRIPTION**

The UC1841 family of PWM controllers has been designed to increase the level of versatility while retaining all of the performance features of the earlier UC1840 devices. While still optimized for highly-efficient bootstrapped primary-side operation in forward or flyback power converters, the UC1841 is equally adept in implementing both low and high voltage input DC to DC converters. Important performance features include a low-current starting circuit, linear feed-forward for constant volt-second operation, and compatibility with either voltage or current mode topologies.

In addition to start-up and normal regulating PWM functions, these devices include built in protection from over-voltage, under-voltage, and over-current fault conditions with the option for either latch-off or automatic restart.

While pin compatible with the UC1840 in all respects except that the polarity of the External Stop has been reversed, the UC1841 offers the following improvements:

- 1. Fault latch reset is accomplished with slow start discharge rather than recycling the input voltage to the chip.
- 2. The External Stop input can be used for a fault delay to resist shutdown from short duration transients.
- 3. The duty-cycle clamping function has been characterized and specified.

The UC1841 is characterized for -55°C to +125°C operation while the UC2841 and UC3841 are designed for -25°C to +85°C and 0°to +70°C, respectively.

#### **BLOCK DIAGRAM** VIN SENSE -11 RAMP 10 RAMP GEN CLOCK osc VIN SUPPLY RT/CT 9 DRIVE SWITCH DRIVER BIAS CIRCUIT COMP 1 INV. INPUT 17 REF GEN AND BIAS SUPPLY PWM AMP -16 5.0V REF 400本 NI INPUT 18 START/UV 2 R сомр 200 μA **HYSTERESIS** OR<sub>2</sub> - 5 RESET **CURRENT LIMIT** INT. 3.0V REF 6 THRESHOLD 0.4V CURRENT 7 SENSE SLOW-START/ DUTY CYCLE CLAMP R 400mV ☆ 6٧ SERROR OV SENSE 3 ■ GROUND 3V REF OR3 OR1 EXT. STOP 4 Note: Positive true logic, latch outputs high with set, reset has priority.

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, +V <sub>IN</sub> (Pin 15) (Note 2)
Voltage Driven
Current Driven, 100mA maximum Self-limiting
PWM Output Voltage (Pin 12) 40V
PWM Output Current, Steady-State (Pin 12) 400mA
PWM Output Peak Energy Discharge 20μJoules
Driver Bias Current (Pin 14)200mA
Reference Output Current (Pin 16)50mA
Slow-Start Sink Current (Pin 8) 20mA
VIN Sense Current (Pin 11)
Current Limit Inputs (Pins 6 & 7)0.5 to +5.5V
Stop Input (Pin 4)0.3 to +5.5V
Comparator Inputs
(Pins 1, 7, 9-11, 16) Internally clamped at 12V
Power Dissipation at TA = 25°C (Note 3) 1000mW

Power Dissipation at Tc = 25°C (Note 3)........... 2000mW

#### **CONNECTION DIAGRAMS**

DIL-18, SOIC-18 (TOP VIEW) J or N, DW Package				
Comp 1	18 N.I. Input			
Start/UV 2	17 Inv. Input			
OV Sense 3	16 5.0V Ref.			
Stop 4	15 +Vin Supply			
Reset 5	14 Drive Bias			
Cur Thresh 6	13 Ground			
Cur Sense 7	12 PWM Out			
Slow Start 8	11 Vin Sense			
RT/CT 9	10 Ramp			

Operating Junction Temperature55°C to +150°C
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering, 10 sec) +300°C
Note 1: All voltages are with respect to ground, Pin 13.
Currents are positive-into, negative-out of the specified

Currents are positive-into, negative-out of the specified terminal.

Note 2: All pin numbers are referenced to DIL-18 package. Note 3: Consult Packaging Section of Databook for thermal limitations and considerations of package.

PLCC-20, LCC-20	PACKAGE PIN FUNCTIONS				
(TOP VIEW)	FUNCTION PIN				
Q or L Package	Comp	1			
	Start/UV	2			
	OV Sense	3			
	Stop	4			
3 2 1 20 19	Reset	5			
18	CUR Thresh	7			
5 17	CUR Sense	8			
6 16	Slow Start	9			
7 15	RT/CT	10			
8 14	Ramp	11			
9 10 11 12 13	Vin Sense	12			
	PWM Out	13			
	Ground	14			
	Drive Bias	15			
	+Vin Supply	17			
	5.0V REF	18			
	Inv. Input	19			
	N.I. Input	20			

**ELECTRICAL CHARACTERISTICS:** Unless otherwise stated, these specifications apply for Ta = -55°C to +125°C for the UC1841, -25°C to +85°C for the UC2841, and 0°C to +70°C for the UC3841; ViN = 20V, RT =  $20k\Omega$ , CT = .001mfd, RR =  $10k\Omega$ , CR = .001mfd, Current Limit Threshold = 200mV, Ta = TJ.

		UC1841 / UC2841			UC3841			UNITS
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	
Power Inputs								
Start-Up Current	VIN = 30V, Pin 2 = 2.5V		4.5	6		4.5	6	mA
Operating Current	VIN = 30V, Pin 2 = 3.5V		10	14		10	14	mA
Supply OV Clamp	IIN = 20mA	33	40	45	33	40	45	V
Reference Section								
Reference Voltage	T <sub>J</sub> = 25°C	4.95	5.0	5.05	4.9	5.0	5.1	V
Line Regulation	VIN = 8 to 30V		10	15		10	20	mV
Load Regulation	IL = 0 to 10mA		10	20		10	30	mV
Temperature Stability	Over Operating Temperature Range	4.9		5.1	4.85		5.15	V
Short Circuit Current	VREF = 0, TJ = 25°C		-80	-100		-80	-100	mA
Oscillator	•	•			-	•	•	•
Nominal Frequency	T <sub>J</sub> = 25°C	47	50	53	45	50	55	kHz
Voltage Stability	VIN = 8 to 30V		0.5	1		0.5	1	%
Temperature Stability	Over Operating Temperature Range	45		55	43		57	kHz
Maximum Frequency	$RT = 2k\Omega$ , $CT = 330pF$	500			500			kHz


**ELECTRICAL CHARACTERISTICS:** Unless otherwise stated, these specifications apply for TA = -55°C to +125°C for the UC1841, -25°C to +85°C for the UC2841, and 0°C to +70°C for the UC3841; VIN = 20V, RT =  $20k\Omega$ , CT = .001mfd, RR =  $10k\Omega$ , CR = .001mfd, Current Limit Threshold = 200mV, TA = TJ.


PARAMETER	TEST CONDITIONS	UC1841 / UC2841				UC3841		UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Ramp Generator								•
Ramp Current, Minimum	Isense = -10μA		-11	-14		-11	-14	μΑ
Ramp Current, Maximum	ISENSE = 1.0mA	-0.9	95		-0.9	95		mA
Ramp Valley		0.3	0.4	0.6	0.3	0.4	0.6	V
Ramp Peak	Clamping Level	3.9	4.2	4.5	3.9	4.2	4.5	V
Error Amplifier								
Input Offset Voltage	VcM = 5.0V		0.5	5		2	10	mV
Input Bias Current			0.5	2		1	5	μΑ
Input Offset Current				0.5			0.5	μΑ
Open Loop Gain	$\Delta$ Vo= 1 to 3V	60	66		60	66		dB
Output Swing (Max. Output ≤ Ramp Peak - 100mV)	Minimum Total Range	0.3		3.5	0.3		3.5	٧
CMRR	VcM = 1.5 to 5.5V	70	80		70	80		dB
PSRR	VIN = 8 to 30V	70	80		70	80		dB
Short Circuit Current	VCOMP = 0V		-4	-10		-4	-10	mA
Gain Bandwidth*	TJ = 25°C, AVOL = 0dB	1	2		1	2		MHz
Slew Rate*	TJ = 25°C, AVCL = 0dB		0.8			0.8		V/μs
PWM Section		1	11.	I	1	Ш		
Continuous Duty Cycle Range* (other than zero)	Minimum Total Continuous Range, Ramp Peak < 4.2V	4		95	4		95	%
50% Duty Cycle Clamp	Rsense to Vref = 10k	42	47	52	42	47	52	%
Output Saturation	IOUT = 20mA		0.2	0.4		0.2	0.4	V
•	IOUT = 200mA		1.7	2.2		1.7	2.2	V
Output Leakage	Vout = 40V		0.1	10		0.1	10	μΑ
Comparator Delay*	Pin 8 to Pin 12, $T_J = 25^{\circ}C$ , $R_L = 1k\Omega$		300	500		300	500	ns
Sequencing Functions		-				1		•
Comparator Thresholds	Pins 2, 3, 5	2.8	3.0	3.2	2.8	3.0	3.2	V
Input Bias Current	Pins 3, 5 = 0V		-1.0	-4.0		-1.0	-4.0	μΑ
Input Leakage	Pins 3, 5 = 10V		0.1	2.0		0.1	2.0	μΑ
Start/UV Hysteresis Current	Pin 2 = 2.5V	170	200	220	170	200	230	μΑ
Ext. Stop Threshold	Pin 4	0.8	1.6	2.4	0.8	1.6	2.4	V
Error Latch Activate Current	Pin 4 = 0V, Pin 3 > 3V		-120	-200		-120	-200	μΑ
Driver Bias Saturation Voltage, Vın - Voн	IB = -50mA		2	3		2	3	V
Driver Bias Leakage	VB = 0V		-0.1	-10		-0.1	-10	μА
Slow-Start Saturation	Is = 10mA		0.2	0.5		0.2	0.5	V
Slow-Start Leakage	Vs = 4.5V		0.1	2.0		0.1	2.0	μΑ
Current Control		•	•		•	•		•
Current Limit Offset			0	5		0	10	mV
Current Shutdown Offset		370	400	430	360	400	440	mV
Input Bias Current	Pin 7 = 0V		-2	-5		-2	-5	μΑ
Common Mode Range*		-0.4		3.0	-0.4		3.0	V
Current Limit Delay*	T <sub>J</sub> = 25°C, Pin 7 to 12, R <sub>L</sub> = 1k		200	400		200	400	ns


<sup>\*</sup> These parameters are guaranteed by design but not 100% tested in production.


### **FUNCTIONAL DESCRIPTION**


PWM CONTROL	
1. Oscillator	Generates a fixed-frequency internal clock from an external RT and CT.
	Frequency = $\frac{K_C}{R_TC_T}$ where Kc is a first order correction factor $\approx 0.3 \log (C_T \times 10^{12})$ .
2. Ramp Generator	Develops a linear ramp with a slope defined externally by $\frac{dv}{dt} = \frac{\text{sense voltage}}{\text{RrCr}}$
	CR is normally selected ≤ CT and its value will have some effect upon valley voltage.  Limiting the minimum value for ISENSE will establish a maximum duty cycle clamp.  CR terminal can be used as an input port for current mode control.
3. Error Amplifier	Conventional operational amplifier for closed-loop gain and phase compensation.  Low output impedance; unity-gain stable.  The output is held low by the slow start voltage at turn on in order to minimize overshoot.
4. Reference Generator	Precision 5.0V for internal and external usage to 50mA. Tracking 3.0V reference for internal usage only with nominal accuracy of $\pm$ 2%. 40V clamp zener for chip OV protection, 100mA maximum current.
5. PWM Comparator	Generates output pulse which starts at termination of clock pulse and ends when the ramp input crosses the lowest of two positive inputs.
6. PWM Latch	Terminates the PWM output pulse when set by inputs from either the PWM comparator, the pulse-by-pulse current limit comparator, or the error latch. Resets with each internal clock pulse.
7. PWM Output Switch	Transistor capable of sinking current to ground which is off during the PWM on-time and turns on to terminate the power pulse. Current capacity is 400mA saturated with peak capacitance discharge in excess of one amp.
SEQUENCING FUNCTIONS	
1. Start/UV Sense	With an increasing voltage, it generates a turn-on signal and releases the slow-start clamp at a start threshold.  With a decreasing voltage, it generates a turn-off command at a lower level separated by a
2. Drive Switch	<ul> <li>200µA hysteresis current.</li> <li>Disables most of the chip to hold internal current consumption low, and Driver Bias OFF, untiinput voltage reaches start threshold.</li> </ul>
3. Driver Bias	Supplies drive current to external power switch to provide turn-on bias.
4. Slow Start	Clamps low to hold PWM OFF. Upon release, rises with rate controlled by RsCs for slow increase of output pulse width.  Can also be used as an alternate maximum duty cycle clamp with an external voltage divider
PROTECTION FUNCTIONS	our also be assumed that make make the same of the sam
1. Error Latch	When set by momentary input, this latch insures immediate PWM shutdown and hold off until reset. Inputs to Error Latch are:  a. OV > 3.2V (typically 3V) b. Stop > 2.4V (typically 1.6V) c. Current Sense 400mV over threshold (typical).  Error Latch resets when slow start voltage falls to 0.4V if Reset Pin 5 < 2.8V. With Pin 5 > 3.2V, Error Latch will remain set.
2. Current Limiting	Differential input comparator terminates individual output pulses each time sense voltage rises above threshold.  When sense voltage rises to 400mV (typical) above threshold, a shutdown signal is sent to Error Latch.
3. External Stop	A voltage over 1.2V will set the Error Latch and hold the output off. A voltage less than 0.8V will defeat the error latch and prevent shutdown. A capacitor here will slow the action of the error latch for transient protection by providing a typical delay of 13ms/μF.















#### **OPEN-LOOP TEST CIRCUIT**



#### **FLYBACK APPLICATION (A)**

In this application (see Figure A, next page), complete control is maintained on the primary side. Control power is provided by RIN and CIN during start-up, and by a primary-referenced low voltage winding, N2, for efficient operation after start. The error amplifier loop is closed to regulate the DC voltage from N2 with other outputs following through their magnetic coupling — a task made even easier with the UC1841's feed-forward line regulation.

An extension to this application for more precise regulation would be the use of the UC1901 Isolated Feedback Generator for direct closed-loop control to an output.

Not shown, are protective snubbers or additional interface circuitry which may be required by the choice of the high-voltage switch, Qs, or the application; however, one example of power transistor interfacing is provided on the following page.

#### **REGULATOR APPLICATION (B)**

With the addition of a level shifting transistor, Q1, the UC1841 is an ideal control circuit for DC to DC converters such as the buck regulator shown in Figure B opposite. In addition to providing constant current drive pulses to the PIC661 power switch, this circuit has full fault protection and high speed dynamic line regulation due to its feedforward capability. An additional feature is the ability to




Figure A. UC1841 Programmable PWM Controller In A Simplified Flyback Regulator






Figure B. Overall Schematic For A 300 Watt, Off-line Power Converter Using The UC3841 For Control

#### **ERROR LATCH INTERNAL CIRCUITRY**




The Error Latch consists of Q5 and Q6 which, when both on, turns off the PWM Output and pulls the Slow-Start pin low. This latch is set by either the Over-Voltage or Current Shutdown comparators, or by a high signal on Pin 4. Reset is accomplished by either the Reset comparator or a low signal on Pin 4. An activation time delay can be provided with an external capacitor on Pin 4 in conjunction with the  $\approx 100 \mu A$  collector current from Q4.

## PROGRAMMABLE SOFT START AND RESTART DELAY CIRCUIT




Restart Delay = (.51)(RRD)(CRD)

#### **CURRENT MODE CONTROL**



Since Pin 10 is a direct input to the PWM comparator, this point can also serve as a current sense port for current mode control. In this application, current sensing is ground referenced through Rcs. Resistor R1 sets a 400mV offset across R2 (assuming R2 > Rcs) so that both the Error Amplifier and Fault Shutdown can force the current completely to zero. R2 is also used along with CF as a small filter to attenuate leading-edge spikes on the load current waveform. In this mode, current limiting can be accomplished by divider R3/R4 which forms a clamp overriding the output of the Error Amplifier.

# VOLTAGE FEED-FORWARD COMBINED WITH MAXIMUM DUTY-CYCLE CLAMP



In this circuit, R1 is used in conjunction with CR (not shown) to establish a minimum ramp charging current such that the ramp voltage reaches 4.2V at the required maximum output pulse width.

The purpose of Q1 is to provide an increasing ramp current above a threshold established by R2 and R3 such that the duty cycle is further reduced with increasing Vin.

The minimum ramp current is:

$$IR(MIN) = \frac{VREF - VIN SENSE}{R_1} \approx \frac{4V}{R_1}$$

The threshold where VIN begins to add extra ramp current is:

$$VIN \approx 5.6V \left( \frac{R2 + R3}{R3} \right)$$

Above the threshold, the ramp current will be:

IR (VARIAB) 
$$\approx \frac{4}{R1} + \frac{VIN - 5.6}{R2} - \frac{5.6}{R3}$$

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated