
- Low r_{DS(on)} . . . 0.26 Ω Typ
- High Voltage Output . . . 60 V
- Extended ESD Capability ... 4000 V
- Pulsed Current . . . 8 A Per Channel
- Fast Commutation Speed

description

The TPIC5203 is a monolithic gate-protected power DMOS array that consists of two




SLIS040 - SEPTEMBER 1994



independent electrically isolated N-channel enhancement-mode DMOS transistors. Each transistor features integrated high-current zener diodes (Z_{CXa} and Z_{CXb}) to prevent gate damage in the event that an overstress condition occurs. These zener diodes also provide up to 4000 V of ESD protection when tested using the human-body model of a 100-pF capacitor in series with a 1.5-k Ω resistor.

The TPIC5203 is offered in a standard eight-pin small-outline surface-mount (D) package and is characterized for operation over the case temperature range of -40° C to 125° C.

schematic



NOTE: For correct operation, no terminal pin may be taken below GND.



SLIS040 - SEPTEMBER 1994

absolute maximum ratings over operating case temperature range (unless otherwise noted)[†]

Drain-to-source voltage, V _{DS}
Source-to-GND voltage (Q1, Q2)
Drain-to-GND voltage (Q1, Q2) 100 V
Gate-to-source voltage range, V _{GS} –9 V to 18 V
Continuous drain current, each output, $T_C = 25^{\circ}C$ 1.6 A
Continuous source-to-drain diode current, $T_C = 25^{\circ}C$ 1.6 A
Pulsed drain current, each output, I _{max} , T _C = 25°C (see Note 1 and Figure 15)
Continuous gate-to-source zener diode current, $T_C = 25^{\circ}C$ $\pm 50 \text{ mA}$
Pulsed gate-to-source zener-diode current, $T_C = 25^{\circ}C$ ±500 mA
Single-pulse avalanche energy, E _{AS} , T _C = 25°C (see Figures 4, 15, and 16) 21.6 mJ
Continuous total dissipation, $T_C = 25^{\circ}C$ (see Figure 15)
Operating virtual junction temperature range, T _J –40°C to 150°C
Operating case temperature range, T _C
Storage temperature range, T _{stg}
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: Pulse duration = 10 ms, duty cycle = 2%



SLIS040 - SEPTEMBER 1994

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V(BR)DSX	Drain-to-source breakdown voltage	I _D = 250 μA,	$V_{GS} = 0$	60			V
VGS(th)	Gate-to-source threshold voltage	I _D = 1 mA, See Figure 5	V _{DS} = V _{GS,}	1.5	2.05	2.2	V
V(BR)GS	Gate-to-source breakdown voltage	I _{GS} = 250 μA		18			V
V(BR)SG	Source-to-gate breakdown voltage	I _{SG} = 250 μA		9			V
V _(BR)	Reverse drain-to-GND breakdown voltage (across D1, D2)	Drain-to-GND current = 250 μA		100			V
V _{DS(on)}	Drain-to-source on-state voltage	I _D = 1.6 A, See Notes 2 and 3	V _{GS} = 10 V,		0.42	0.5	V
VF(SD)	Forward on-state voltage, source-to-drain	$I_S = 1.6 \text{ A},$ $V_{GS} = 0 (Z1, Z2),$ See Notes 2 and 3 and Figure 12			1	1.2	V
VF	Forward on-state voltage, GND-to-drain	I _D = 1.6 A (D1, D2), See Notes 2 and 3			5		V
IDSS	Zero-gate-voltage drain current	V _{DS} = 48 V, V _{GS} = 0	T _C = 25°C		0.05	1	
			$T_{C} = 125^{\circ}C$		0.5	10	μA
IGSSF	Forward-gate current, drain short circuited to source	V _{GS} = 15 V,	$V_{DS} = 0$		20	200	nA
I _{GSSR}	Reverse-gate current, drain short circuited to source	V _{SG} = 5 V,	$V_{DS} = 0$		10	100	nA
L.,	Leakage current, drain-to-GND		T _C = 25°C		0.05	1	
likg		V _{DGND} = 48 V	T _C = 125°C		0.5	10	μA
	Static drain-to-source on-state resistance	V_{GS} = 10 V, I _D = 1.6 A, See Notes 2 and 3 and Figures 6 and 7	T _C = 25°C		0.26	0.31	Ω
rDS(on)			T _C = 125°C		0.41	0.45	22
9fs	Forward transconductance	$V_{DS} = 15 V$, $I_D = 800 mA$, See Notes 2 and 3 and Figure 9		1.5	1.83		S
C _{iss}	Short-circuit input capacitance, common source				150	275	
C _{OSS}	Short-circuit output capacitance, common source	V _{DS} = 25 V,	V _{GS} = 0, See Figure 11		100	150	pF
C _{rss}	Short-circuit reverse transfer capacitance, common source	f = 1 MHz,			40	125	۲'

electrical characteristics, T_C = 25°C (unless otherwise noted)

NOTES: 2. Technique should limit T_J-T_C to 10°C maximum.

3. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

source-to-drain and GND-to-drain diode characteristics, T_C = 25°C

	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
t _{rr} Reverse-recovery time		$V_{DS} = 48 V$,	Z1 and Z2		50		ns	
	$I_{S} = 800 \text{ mA},$		D1 and D2		265			
Q _{RR} Total diode charge	Total diada abarga	VGS = 0, See Figures 1 and 14	di/dt = 100 A/µs, 1 and 14	Z1 and Z2		63		nC
			D1 and D2		1240		пс	



SLIS040 - SEPTEMBER 1994

resistive-load switching characteristics, $T_C = 25^{\circ}C$

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT	
t _{d(on)}	Turn-on delay time					25	50		
td(off)	Turn-off delay time	V _{DD} = 25 V,	R _L = 30 Ω,	t _{en} = 10 ns,		27	50	ns	
t _r	Rise time	t _{dis} = 10 ns,				15	30	115	
t _f	Fall time					7	15		
Qg	Total gate charge					4.7	5.9		
Q _{gs(th)}	Threshold gate-to-source charge	V _{DS} = 48 V, See Figure 3	I _D = 0.8 A,	V _{GS} = 10 V,		0.5	0.6	nC	
Q _{gd}	Gate-to-drain charge		eee rigare e				1.9	2.4	
LD	Internal drain inductance					5			
LS	Internal source inductance					5		nH	
Rg	Internal gate resistance					0.25		Ω	

thermal resistance


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	See Notes 4 and 7		130		
$R_{\theta JB}$	Junction-to-board thermal resistance	See Notes 5 and 7		79		°C/W
$R_{\theta JP}$	Junction-to-pin thermal resistance	See Notes 6 and 7		34		

NOTES: 4. Package mounted on an FR4 printed-circuit board with no heatsink

5. Package mounted on a 24 inch², 4-layer FR4 printed-circuit board

6. Package mounted in intimate contact with infinite heatsink

7. All outputs with equal power




PARAMETER MEASUREMENT INFORMATION

Figure 1. Reverse-Recovery-Current Waveform of Source-to-Drain Diode



SLIS040 - SEPTEMBER 1994

PARAMETER MEASUREMENT INFORMATION



NOTE A: C_I includes probe and jig capacitance.








Figure 3. Gate-Charge Test Circuit and Voltage Waveform



SLIS040 - SEPTEMBER 1994








TYPICAL CHARACTERISTICS




2-CHANNEL INDEPENDENT GATE-PROTECTED POWER DMOS ARRAY SLIS040 – SEPTEMBER 1994

TYPICAL CHARACTERISTICS






TPIC5203 2-CHANNEL INDEPENDENT GATE-PROTECTED POWER DMOS ARRAY SLIS040 - SEPTEMBER 1994






TPIC5203 2-CHANNEL INDEPENDENT GATE-PROTECTED **POWER DMOS ARRAY** SLIS040 - SEPTEMBER 1994

THERMAL INFORMATION





[†] Less than 2% duty cycle [‡] Device mounted in intimate contact with infinite heatsink.

§ Device mounted on FR4 printed circuit board with no heatsink.

Figure 15



SLIS040 - SEPTEMBER 1994

D PACKAGE[†] JUNCTION-TO-BOARD THERMAL RESISTANCE vs PULSE DURATION 100 DC Conditions ++++ d = 0.5 d = 0.2 $R\theta_{\mbox{JB}}$ – Junction-to-Board Thermal Resistance – $^\circ\mbox{C/W}$ d = 0.1 10 d = 0.05 d = 0.02 d = 0.01 1 ٢r Single Pulse I_D 0 0.1 0.0001 0.001 0.01 0.1 1 10 100 tw - Pulse Duration - s [†] Device mounted on 24 in², 4-layer FR4 printed-circuit board with no heatsink

THERMAL INFORMATION

 $t_W = pulse duration$ $t_C = cycle time$

 $d = duty cycle = t_W/t_C$

NOTE A. $Z_{\theta JB}(t) = r(t)R_{\theta JB}$





IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated