- Organization . . . 2097152 × 8
- Single 5 V Power Supply (±10% Tolerance)
- Performance Ranges:

	ACCESS TIME ^t RAC MAX	ACCESS TIME tCAC MAX	ACCESS TIME [†] AA MAX	READ OR WRITE CYCLE MIN
'41x800-60	60 ns	15 ns	30 ns	110 ns
'41x800-70	70 ns	18 ns	35 ns	130 ns
'41x800-80	80 ns	20 ns	40 ns	150 ns

- Enhanced Page-Mode Operation With CAS-Before-RAS (CBR) Refresh
- High-Impedance State Unlatched Output
- High-Reliability Plastic 28-Lead
 400-Mil-Wide Surface-Mount Small-Outline
 J-Lead (SOJ) Package
- Operating Free-Air Temperature Range 0°C to 70°C
- Fabricated Using Enhanced Performance Implanted CMOS (EPIC[™]) Technology by Texas Instruments (TI[™])


description

The TMS41x800 series is a set of high-speed, 16777216-bit dynamic random-access memories (DRAMs) organized as 2097152 words of eight bits each. It employs TI's state-of-the-art EPIC technology for high performance, reliability, and low power.

These devices feature maximum \overline{RAS} access times of 60 ns, 70 ns, and 80 ns. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS416800 and TMS417800 are offered in a 28-lead plastic surface-mount SOJ package (DZ suffix). This package is characterized for operation from 0° C to 70° C.

DZ PACKAGE (TOP VIEW)



PIN NOMENCLATURE							
A0-A11 [†] Address Inputs							
CAS Column-Address Strok							
DQ0-DQ7	Data In/Data Out						
ŌĒ	Output Enable						
RAS	Row-Address Strobe						
Vcc	5 V						
<u>V</u> SS	Ground						
W	Write Enable						

[†] A11 is NC (no internal connection) for TMS417800.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and TI are trademarks of Texas Instruments Incorporated.



operation

enhanced page mode

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is eliminated. The maximum number of columns that can be accessed is determined by t_{RASP} , the maximum row-address strobe (\overline{RAS}) low time.

Unlike conventional page-mode DRAMs, the column-address buffers in these devices are activated on the falling edge of \overline{RAS} . The buffers act as transparent or flow-through latches while column-address strobe (\overline{CAS}) is high. The falling edge of \overline{CAS} latches the column addresses and enables the output. This feature allows the devices to operate at a higher data bandwidth than conventional page-mode parts because data retrieval begins as soon as the column address is valid rather than when \overline{CAS} goes low. This performance improvement is referred to as enhanced page mode. A valid column address can be presented immediately after row-address hold time has been satisfied, usually well in advance of the falling edge of \overline{CAS} . In this case, data is obtained after t_{CAC} max (access time from \overline{CAS} low) if t_{AA} max (access time from column address) and t_{RAC} (access time from \overline{RAS}) have been satisfied. In the event that column address for the next cycle is valid at the time \overline{CAS} goes high, access time for the next cycle is determined by the later occurrence of t_{CPA} (access time from \overline{CAS} precharge) or t_{CAC} .

address: A0-A11 (TMS416800) and A0-A10 (TMS417800)

Twenty-one address bits are required to decode one of 2097152 storage cell locations. For the TMS416800, 12 row-address bits are set up on A0 through A11 and latched on the chip by the \overline{RAS} . Nine column-address bits are set up on A0 through A8. For the TMS417800, 11 row-address bits are set up on inputs A0 through A10 and latched on the chip by \overline{RAS} . Ten column-address bits are set up on A0 through A9. All addresses must be stable on or before the falling edges of \overline{RAS} and \overline{CAS} . \overline{RAS} is similar to a chip enable because it activates the sense amplifiers as well as the row decoder. \overline{CAS} is used as a chip select, activating the output buffers and latching the address bits into the column-address buffers.

write enable (\overline{W})

The read or write mode is selected through \overline{W} . A logic high on \overline{W} selects the read mode, and a logic low selects the write mode. The data inputs are disabled when the read mode is selected. When \overline{W} goes low prior to \overline{CAS} (early write), data out remains in the high-impedance state for the entire cycle, permitting a write operation with \overline{OE} grounded.

data in (DQ0-DQ7)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of \overline{CAS} or \overline{W} strobes data into the on-chip data latch. In an early-write cycle, \overline{W} is brought low prior to \overline{CAS} , and the data is strobed in by \overline{CAS} with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle, \overline{CAS} is already low, and the data is strobed in by \overline{W} with setup and hold time referenced to this signal. In a delayed-write or read-modify-write cycle, \overline{OE} must be high to bring the output buffers to the high-impedance state prior to impressing data on the I/O lines.

data out (DQ0-DQ7)

Data out is the same polarity as data in. The output is in the high-impedance (floating) state until \overline{CAS} and \overline{OE} are brought low. In a read cycle, the output becomes valid after the access time interval t_{CAC} (which begins with the negative transition of \overline{CAS}) as long as t_{RAC} and t_{AA} are satisfied.



RAS-only refresh

TMS416800

A refresh operation must be performed at least once every 64 ms to retain data. The refresh operation can be achieved by strobing each of the 4096 rows (A0-A11). A normal read or write cycle refreshes all bits in each row that is selected. A \overline{RAS} -only operation can be used by holding \overline{CAS} at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a \overline{RAS} -only refresh.

TMS417800

A refresh operation must be performed at least once every 32 ms to retain data. The refresh operation can be achieved by strobing each of the 2048 rows (A0-A10). A normal read or write cycle refreshes all bits in each row that is selected. A \overline{RAS} -only operation can be used by holding \overline{CAS} at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a \overline{RAS} -only refresh.

hidden refresh

A hidden refresh can be performed while maintaining valid data at the output pin. The hidden refresh operation is accomplished by holding \overline{CAS} at V_{IL} after a read or write operation and cycling \overline{RAS} after a specified precharge period, similar to a \overline{RAS} -only refresh cycle. The external address is ignored, and the refresh address is generated internally.

CAS-before-RAS (CBR) refresh


CBR refresh is performed by bringing \overline{CAS} low earlier than \overline{RAS} (see parameter t_{CSR}) and then holding it low after \overline{RAS} falls (see parameter t_{CHR}). For successive CBR refresh cycles, \overline{CAS} can remain low while cycling \overline{RAS} . The external address is ignored, and the refresh address is generated internally.

power up

To achieve proper device operation, an initial pause of 200 μ s followed by a minimum of eight initialization cycles is required after power up to the full V_{CC} level. The eight initialization cycles must include at least one refresh (RAS-only or CBR) cycle.




logic symbol for TMS416800[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 647-12.


logic symbol for TMS417800[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 647-12.

functional block diagram

TMS416800



TMS417800



TMS416800, TMS417800 2097152-WORD BY 8-BIT HIGH-SPEED DRAMS

SMKS883A - OCTOBER 1995 - REVISED MARCH 1996

bsolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, V _{CC} – 1 V to 7 V
Voltage range on any pin (see Note 1) – 1 V to 7 V
Short-circuit output current 50 mA
Power dissipation 1 W
Operating free-air temperature range, T _A 0°C to 70°C
Storage temperature range, T _{stg} – 55°C to 125°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		TMS41x800			UNIT
		TMS41x800 MIN NOM 4.5 5 0 2.4 -1 0	MAX		
VCC	Supply voltage	4.5	5	5.5	V
VSS	Supply voltage		0		V
VIH	High-level input voltage	2.4		6.5	V
V _{IL}	Low-level input voltage (see Note 2)	- 1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

NOTE 1: All voltage values are with respect to VSS.

TMS416800, TMS417800 2097152-WORD BY 8-BIT HIGH-SPEED DRAMS

SMKS883A - OCTOBER 1995 - REVISED MARCH 1996

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

TMS416800

	PARAMETER		'416800	416800-60		800-70 '416800-80		0-80	UNIT
	PARAMETER	TEST CONDITIONS [†]	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
VOH	High-level output voltage	I _{OH} = -5 mA	2.4		2.4		2.4		V
VOL	Low-level output voltage	I _{OL} = 4.2 mA		0.4		0.4		0.4	V
Ц	Input current (leakage)	$V_{CC} = 5.5 \text{ V},$ $V_I = 0 \text{ V to } 6.5 \text{ V},$ All others = 0 V to V_{CC}		± 10		± 10		± 10	μΑ
IO	Output current (leakage)	$\frac{\text{V}_{CC}}{\text{CAS}}$ high V_{O} = 0 V to V _{CC} ,		± 10		± 10		± 10	μΑ
I _{CC1} ‡§	Read- or write-cycle current	V _{CC} = 5.5 V, Minimum cycle		80		70		60	mA
loos	Standby ourrent	V _{IH} = 2.4 V (TTL), After one memory cycle, RAS and CAS high		2		2		2	mA
ICC2	Standby current	V _{IH} = V _{CC} - 0.2 V (CMOS), After one memory cycle, RAS and CAS high		1		1		1	mA
I _{CC3} ‡§	Average refresh current (RAS-only refresh or CBR)	VCC = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only), RAS low after CAS low (CBR)		80		70		60	mA
I _{CC4} ‡¶	Average page current	$\frac{\text{V}_{CC}}{\text{RAS low}} = 5.5 \text{ V}, \qquad \underline{\text{t}_{PC}} = \text{MIN},$ RAS low, CAS cycling		70		60		50	mA

[†] For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

[‡] Measured with outputs open

[§] Measured with a maximum of one address change while RAS = V_{IL}

[¶] Measured with a maximum of one address change while $\overline{CAS} = V_{IH}$

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

TMS417800

	PARAMETER		'417800-60	'417800-7	417800-80	UNIT
	PARAMETER	TEST CONDITIONS [†]	MIN MA	MIN M	AX MIN MAX	
VOH	High-level output voltage	I _{OH} = – 5 mA	2.4	2.4	2.4	V
VOL	Low-level output voltage	I _{OL} = 4.2 mA	0.	4	0.4	V
II	Input current (leakage)	V_{CC} = 5.5 V, V_{I} = 0 V to 6.5 V, All others = 0 V to V_{CC}	± 1) ±	10 ± 10	μА
IO	Output current (leakage)	$\frac{\text{V}_{CC}}{\text{CAS}}$ = 5.5 V, V_{O} = 0 V to V _{CC} ,	± 1) ±	10 ± 10	μА
I _{CC1} ‡§	Read- or write-cycle current	V _{CC} = 5.5 V, Minimum cycle	11) 1	00 90	mA
laa-	Ctondhu gurrent	V _{IH} = 2.4 V (TTL), After one memory cycle, RAS and CAS high		2	2 2	mA
ICC2	Standby current	V _{IH} = V _{CC} - 0.2 V (CMOS), After one memory cycle, RAS and CAS high		1	1 1	mA
I _{CC3} ‡§	Average refresh current (RAS-only refresh or CBR)	V _{CC} = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only), RAS low after CAS low (CBR)	11) 1	00 90	mA
ICC4 ^{‡¶}	Average page current	$\frac{V_{CC}}{RAS} = 5.5 \text{ V}, \qquad \underline{t_{PC}} = MIN,$ RAS low, CAS cycling	7		60 50	mA

[†] For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

[‡] Measured with outputs open

[§] Measured with a maximum of one address change while RAS = V_{IL}

[¶] Measured with a maximum of one address change while $\overline{CAS} = V_{IH}$

TMS416800, TMS417800 2097152-WORD BY 8-BIT HIGH-SPEED DRAMS

SMKS883A - OCTOBER 1995 - REVISED MARCH 1996

capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 3)

	PARAMETER	MIN	MAX	UNIT
C _{i(A)}	Input capacitance, A0-A11 [†]		5	pF
C _{i(OE)}	Input capacitance, OE		7	pF
C _{i(RC)}	Input capacitance, CAS and RAS		7	pF
C _{i(W)}	Input capacitance, $\overline{\mathbb{W}}$		7	pF
Co	Output capacitance		7	pF

[†]A11 is NC (no internal connection) for TMS417800.

NOTE 3: V_{CC} = NOM supply voltage $\pm 10\%$, and the bias on pins under test is 0 V.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 4)

	PARAMETER		'41x800-60		'41x800-70		0-80	UNIT
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _{AA}	Access time from column address		30		35		40	ns
tCAC	Access time from CAS		15		18		20	ns
^t CPA	Access time from CAS precharge		35		40		45	ns
^t RAC	Access time from RAS		60		70		80	ns
tOEA	Access time from OE		15		18		20	ns
tCLZ	Delay time, CAS to output in the low-impedance state	0		0		0		ns
tOH	Output data hold time from CAS	3		3		3		ns
tOHO	Output data hold time from OE	3		3		3		ns
tOFF	Output buffer turn-off delay from CAS (see Note 5)	0	15	0	18	0	20	ns
tOEZ	Output buffer turn-off delay from OE (see Note 5)	0	15	0	18	0	20	ns

NOTES: 4. With ac parameters, it is assumed that $t_T = 5$ ns.

^{5.} t_{OFF} and t_{OEZ} are specified when the output is no longer driven.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 4)

		'41x8	00-60	'41x8	00-70	'41x800-80		LINUT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
^t RC	Cycle time, read	110		130		150		ns
twc	Cycle time, write	110		130		150		ns
tRWC	Cycle time, read-write	155		181		205		ns
tPC	Cycle time, page-mode read or write (see Note 6)	40		45		50		ns
^t PRWC	Cycle time, page-mode read-write	85		96		105		ns
tRASP	Pulse duration, RAS active, page mode (see Note 7)	60	100 000	70	100 000	80	100 000	ns
tRAS	Pulse duration, RAS active, nonpage mode (see Note 7)	60	10 000	70	10 000	80	10 000	ns
tCAS	Pulse duration, CAS active (see Note 8)	15	10 000	18	10 000	20	10 000	ns
tCP	Pulse duration, CAS precharge	10		10		10		ns
tRP	Pulse duration, RAS precharge	40		50		60		ns
tWP	Pulse duration, write command	10		10		10		ns
tASC	Setup time, column address	0		0		0		ns
t _{ASR}	Setup time, row address	0		0		0		ns
t _{DS}	Setup time, data-in (see Note 9)	0		0		0		ns
tRCS	Setup time, read command	0		0		0		ns
tCWL	Setup time, write command before CAS precharge	15		18		20		ns
tRWL	Setup time, write command before RAS precharge	15		18		20		ns
twcs	Setup time, write command before CAS active (early-write only)	0		0		0		ns
tCSR	Setup time, CAS referenced to RAS (CBR refresh only)	5		5		5		ns
^t CAH	Hold time, column address	10		15		15		ns
^t DH	Hold time, data-in (see Note 9)	10		15		15		ns
^t RAH	Hold time, row address	10		10		10		ns
^t RCH	Hold time, read command referenced to CAS (see Note 10)	0		0		0		ns
^t RRH	Hold time, read command referenced to RAS (see Note 10)	0		0		0		ns
tWCH	Hold time, write command during CAS active (early-write only)	10		15		15		ns
^t RHCP	Hold time, RAS active from CAS precharge	35		40		45		ns
^t OEH	Hold time, OE command	15		18		20		ns
^t ROH	Hold time, RAS referenced to OE	10		10		10		ns

NOTES: 4. With ac parameters, it is assumed that $t_T = 5$ ns.


- 6. To ensure tpc min, tasc should be \geq to tcp.
- 7. In a read-write cycle, t_{RWD} and t_{RWL} must be observed.
- 8. In a read-write cycle, t_{CWD} and t_{CWL} must be observed.
- 9. Referenced to the later of \overline{CAS} or \overline{W} in write operations
- 10. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

			'41x80	0-60	'41x80	0-70	'41x800-80		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNII
t _{AWD}	Delay time, column address to write command (read-write operation only)		55		63		70		ns
tCHR	Delay time, CAS referenced to RAS (CBR refresh only)		10		10		10		ns
tCRP	Delay time, CAS precharge to RAS		5		5		5		ns
tCSH	Delay time, RAS active to CAS precharge		60		70		80		ns
tCWD	Delay time, CAS to write command (read-write operation	only)	40		46		50		ns
tOED	Delay time, OE to data in		15		18		20		ns
tRAD	Delay time, RAS to column address (see Note 11)		15	30	15	35	15	40	ns
tRAL	Delay time, column address to RAS precharge		30		35		40		ns
^t CAL	Delay time, column address to CAS precharge		30		35		40		ns
^t RCD	Delay time, RAS to CAS (see Note 11)		20	45	20	52	20	60	ns
^t RPC	Delay time, RAS precharge to CAS		0		0		0		ns
^t RSH	Delay time, CAS active to RAS precharge		15		18		20		ns
tRWD	Delay time, RAS to write command (read-write operation	only)	85		98		110		ns
tCPW	Delay time, CAS precharge to write command (read-writ	e only)	60		68		75		ns
	Refresh time interval	'416800		64		64		64	ms
^t REF	Neiresti tiitie liitervai	'417800		32		32		32	1115
t _T	Transition time		3	30	3	30	3	30	ns


NOTE 11: The maximum value is specified only to ensure access time.

PARAMETER MEASUREMENT INFORMATION



NOTE A: C_L includes probe and fixture capacitance.

Figure 1. Load Circuits for Timing Parameters



NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 2. Read-Cycle Timing

PARAMETER MEASUREMENT INFORMATION twc t_{RAS} tCAL -RAS **tRP tRSH tRCD** tCAS t_{CRP} tCSH CAS t_{ASR} tCP tASC ^tRAL tRAH -**←** tCAH Don't Care Row Column Address t_{RWL} - twch Don't Care Don't Care twcs twp -– t_{DH} – tDS DQ0-DQ7 **Valid Data** Don't Care Don't Care

Figure 3. Early-Write-Cycle Timing






Figure 4. Write-Cycle Timing



NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.


Figure 5. Read-Write-Cycle Timing



 \dagger Access time is t_{CPA}-, t_{CAC}-, or t_{AA}-dependent.


NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 6. Enhanced-Page-Mode Read-Cycle Timing




NOTE A: A read cycle or a read-write cycle can be intermixed with write cycles as long as read and read-write timing specifications are not violated.

Figure 7. Enhanced-Page-Mode Early-Write-Cycle Timing



NOTE A: A read cycle or a read-write cycle can be intermixed with write cycles as long as read and read-write timing specifications are not violated.

Figure 8. Enhanced-Page-Mode Write-Cycle Timing



† Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

NOTE A: A read or write cycle can be intermixed with read-write cycles as long as the read and write timing specifications are not violated.

Figure 9. Enhanced-Page-Mode Read-Write-Cycle Timing




Figure 11. Automatic-CBR-Refresh-Cycle Timing






Figure 12. Hidden-Refresh-Cycle (Read) Timing





Figure 13. Hidden-Refresh-Cycle (Write) Timing

MECHANICAL DATA

DZ (R-PDSO-J28)


PLASTIC SMALL-OUTLINE J-LEAD PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Plastic body dimensions do not include mold protrusion. Maximum mold protrusion is 0.005 (0,125).

device symbolization (TMS416800 illustrated)



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated