# TMS320UC5402 Fixed-Point Digital Signal Processor

Data Manual

Literature Number: SPRS096B April 1999 – Revised September 2001

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.







#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2001, Texas Instruments Incorporated

# **REVISION HISTORY**

REVISION	DATE	PRODUCT STATUS	HIGHLIGHTS
*	April 1999	Product Preview	Original
А	December 1999	Product Preview	Updated characteristic data.
В	September 2001	Production Data	Converted document to Data Manual format. Udated characteristic data.

# Contents

Se	ction			Page
1	Introdu	uction		1
	1.1	Features		1
	1.2	Descriptio	n	2
	1.3	Pin Assigr	nments	2
		1.3.1	Terminal Assignments for the GGU Package	2
		1.3.2	Pin Assignments for the PGE Package	4
	1.4	Signal De	scriptions	5
2	Functi	onal Overv	/iew	9
_	2.1	Memory .		9
		2.1.1	On-Chip Dual-Access RAM (DARAM)	9
		2.1.2	On-Chip ROM With Bootloader	10
		2.1.3	Memory Map	11
		2.1.4	Relocatable Interrupt Vector Table	11
		2.1.5	Extended Program Memory	12
	2.2	On-Chip F	Peripherals	13
		2.2.1	Software-Programmable Wait-State Generator	13
		2.2.2	Parallel I/O Ports	16
		2.2.3	Hardware Timer	18
		2.2.4	Clock Generator	18
		2.2.5	DMA Controller	20
	2.3	Memory-M	Apped Registers	23
		2.3.1	CPU Memory-Mapped Registers	23
		2.3.2	Peripheral Memory-Mapped Registers	24
		2.3.3	McBSP Control Registers and Subaddresses	25
		2.3.4	DMA Subbank Addressed Registers	25
	2.4	Interrupts	~	27
		2.4.1	IFR and IMR Registers	28
3	Docum	entation S	Support	29
4	Electri	cal Specifi	ications	30
	4.1	Absolute I	Maximum Ratings	30
	4.2	Recomme	ended Operating Conditions	30
	4.3	Electrical Range (Ui	Characteristics Over Recommended Operating Case Temperature nless Otherwise Noted)	31
	4.4	Package 7	Thermal Resistance Characteristics	32
	4.5	Timing Pa	rameter Symbology	32
	4.6	Clock Opt	ions	33
		4.6.1	Internal Oscillator With External Crystal	33
		4.6.2	Divide-By-Two Clock Option (PLL disabled)	34
		4.6.3	Multiply-By-N Clock Option (PLL Enabled)	35



#### Contents

Sec	ction	, F	Page
	4.7	Memory and Parallel I/O Interface Timing	36
		4.7.1 Memory Read	36
		4.7.2 Memory Write	38
		4.7.3 I/O Read	40
		4.7.4 I/O Write	41
	4.8	Ready Timing for Externally Generated Wait States	42
	4.9	HOLD and HOLDA Timings	45
	4.10	Reset, BIO, Interrupt, and MP/MC Timings	46
	4.11	Instruction Acquisition (IAQ) and Interrupt Acknowledge (IACK) Timings	48
	4.12	External Flag (XF) and TOUT Timings	49
	4.13	Multichannel Buffered Serial Port (McBSP) Timing	50
		4.13.1 McBSP Transmit and Receive Timings	50
		4.13.2 McBSP General-Purpose I/O Timing	53
		4.13.3 McBSP as SPI Master or Slave Timing	54
	4.14	Host-Port Interface Timing (HPI8)	58
5	Mecha	nical Data	62
	5.1	Ball Grid Array Mechanical Data	62
	5.2	Low-Profile Quad Flatpack Mechanical Data	63

# List of Figures

Figure		Page
1–1	144-Terminal GGU Ball Grid Array (Bottom View)	2
1–2	144-Pin PGE Low-Profile Quad Flatpack (Top View)	4
2–1	Block Diagram of the TMS320UC5402	9
2–2	TMS320UC5402 Memory Map	11
2–3	Processor Mode Status (PMST) Register	12
2–4	Extended Program Memory	13
2–5	Software Wait-State Register (SWWSR) [Memory-Mapped Register (MMR) Address 0028h]	13
2–6	Software Wait-State Control Register (SWCR) [MMR Address 002Bh]	14
2–7	Bank-Switching Control Register (BSCR) [MMR Address 0029h]	15
2–8	UC5402 HPI8 Memory Map	16
2–9	UC5402 DMA Memory Map	20
2–10	IFR and IMR Registers	28
4–1	1.8-V Test Load Circuit	31
4–2	Internal Oscillator With External Crystal	33
4–3	External Divide-by-Two Clock Timing	34
4–4	External Multiply-by-One Clock Timing	35
4–5	Memory Read (MSTRB = 0)	37
4–6	Memory Write (MSTRB = 0)	39
4–7	Parallel I/O Port Read (IOSTRB = 0)	40
4–8	Parallel I/O Port Write (IOSTRB = 0)	41
4–9	Memory Read With Externally Generated Wait States	42
4–10	Memory Write With Externally Generated Wait States	43
4–11	I/O Read With Externally Generated Wait States	43
4–12	I/O Write With Externally Generated Wait States	44
4–13	HOLD and HOLDA Timings (HM = 1)	45
4–14	Reset and BIO Timings	46
4–15	Interrupt Timing	47
4–16	MP/MC Timing	47
4–17	IAQ and IACK Timings	48
4–18	XF Timing	49
4–19	TOUT Timing	49
4–20	McBSP Receive Timings	52
4–21	McBSP Transmit Timings	52
4–22	McBSP General-Purpose I/O Timings	53
4–23	McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0	54
4–24	McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0	55
4–25	McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1	56



### Figures

Figure		Page
4–26	McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1	57
4–27	Using HDS to Control Accesses (HCS Always Low)	60
4–28	Using HCS to Control Accesses	61
4–29	HINT Timing	61
4–30	GPIOx Timings	61
5–1	TMS320UC5402 144-Ball MicroStar BGA Plastic Ball Grid Array	62
5–2	TMS320UC5402 144-Pin Low-Profile Quad Flatpack	63

# **List of Tables**

Table		Page
1–1	Terminal Assignments (144-Terminal GGU Package)	3
1–2	Signal Descriptions	5
2–1	Standard On-Chip ROM Layout	10
2–2	Software Wait-State Register (SWWSR) Bit Fields	14
2–3	Software Wait-State Control Register (SWCR) Bit Fields	14
2–4	Bank-Switching Control Register (BSCR) Bit Fields	15
2–5	Clock Mode Settings at Reset	19
2–6	DMA Interrupts	22
2–7	DMA Synchronization Events	22
2–8	DMA Channel Interrupt Selection	22
2–9	CPU Memory-Mapped Registers	23
2–10	Peripheral Memory-Mapped Registers	24
2–11	McBSP Control Registers and Subaddresses	25
2–12	DMA Subbank Addressed Registers	26
2–13	Interrupt Locations and Priorities	27
2–14	IFR and IMR Register Bit Fields	28
4-1	I nermal Resistance Characteristics	32
4-2	Divide-By-2 and Divide-by-4 Clock Options Timing Requirements	34
4-3	Divide-By-2 and Divide-by-4 Clock Options Switching Characteristics	34
4-4	Multiply-By-N Clock Option Timing Requirements	35
4-5	Multiply-By-N Clock Option Switching Characteristics	35
4-6	Memory Read Timing Requirements	36
4-7	Memory Read Switching Characteristics	36
4-8		38
4-9	I/O Read Timing Requirements	40
4-10	I/O Read Switching Characteristics	40
4-11		41
4-12	Ready Timing Requirements for Externally Generated Walt States	42
4-13		42
4-14		45
4-15		45
4-16	Reset, BIO, Interrupt, and MP/MC Timing Requirements	46
4-17	Instruction Acquisition (IAQ) and Interrupt Acknowledge (IACK) Switching Characteristics	48
4-18	External Flag (XF) and TOUT Switching Characteristics	49
4-19	McBSP Transmit and Receive Timing Requirements	50
4-20	McBSP Transmit and Receive Switching Characteristics	51
4-21	McBSP General-Purpose I/O Timing Requirements	53
4-22	McBSP General-Purpose I/O Switching Characteristics	53
4-23	NICESP as SPI Master or Slave Timing Requirements ( $CLKSTP = 10D$ , $CLKXP = 0$ )	54
4-24	NICESP as SPI Master or Slave Switching Unaracteristics (ULKSTP = 10b, ULKXP = 0) $\dots$	54
4-25	NICESP as SPI Master or Slave Timing Requirements ( $CLKSTP = 11b$ , $CLKXP = 0$ )	55
4-26	NICESP as SPI Master or Slave Switching Unaracteristics (ULKSTP = 11b, ULKXP = 0)	55
4–27 4–28	McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 10b, CLKXP = 1) McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 10b, CLKXP = 1)	56 56

#### Tables

Table

# Page

4–29	McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 11b, CLKXP = 1)	57
4–30	McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 11b, CLKXP = 1)	57
4–31	HPI8 Mode Timing Requirements	58
4–32	HPI8 Mode Switching Characteristics	59

# 1 Introduction

This section describes the main features of the TMS320UC5402, lists the pin assignments, and describes the function of each pin. This data manual also provides a detailed description section, electrical specifications, parameter measurement information, and mechanical data about the available packaging.

**NOTE:** This data manual is designed to be used in conjunction with the *TMS320C54x*<sup>™</sup> *DSP Functional Overview* (literature number SPRU307).

# 1.1 Features

- Advanced Multibus Architecture With Three Separate 16-Bit Data Memory Buses and One Program Memory Bus
- 40-Bit Arithmetic Logic Unit (ALU), Including a 40-Bit Barrel Shifter and Two Independent 40-Bit Accumulators
- 17-×17-Bit Parallel Multiplier Coupled to a 40-Bit Dedicated Adder for Non-Pipelined Single-Cycle Multiply/Accumulate (MAC) Operation
- Compare, Select, and Store Unit (CSSU) for the Add/Compare Selection of the Viterbi Operator
- Exponent Encoder to Compute an Exponent Value of a 40-Bit Accumulator Value in a Single Cycle
- Two Address Generators With Eight Auxiliary Registers and Two Auxiliary Register Arithmetic Units (ARAUs)
- Data Bus With a Bus-Holder Feature
- Extended Addressing Mode for 1M × 16-Bit Maximum Addressable External Program Space
- 4K x 16-Bit On-Chip ROM
- 16K x 16-Bit On-Chip Dual-Access RAM
- Single-Instruction-Repeat and Block-Repeat Operations for Program Code
- Block-Memory-Move Instructions for Efficient Program and Data Management
- Instructions With a 32-Bit-Long Word Operand
- Instructions With Two- or Three-Operand Reads
- Arithmetic Instructions With Parallel Store and Parallel Load

- Conditional Store Instructions
- Fast Return From Interrupt
  - On-Chip Peripherals – Software-Programmable Wait-State Generator and Programmable Bank Switching
  - On-Chip Phase-Locked Loop (PLL) Clock Generator With Internal Oscillator or External Clock Source
  - Two Multichannel Buffered Serial Ports (McBSPs)
  - Enhanced 8-Bit Parallel Host-Port Interface (HPI8)
  - Two 16-Bit Timers
  - Six-Channel Direct Memory Access (DMA) Controller
- Power Consumption Control With IDLE1, IDLE2, and IDLE3 Instructions With Power-Down Modes
- CLKOUT Off Control to Disable CLKOUT
- On-Chip Scan-Based Emulation Logic, IEEE Std 1149.1<sup>†</sup> (JTAG) Boundary Scan Logic
- 12.5-ns Single-Cycle Fixed-Point Instruction Execution Time (80 MIPS)
- 1.8-V Core Power Supply
- 1.8-V to 3.6-V I/O Power Supply Enables Operation With a Single 1.8-V Supply or with Dual Supplies
- Available in a 144-Pin Low-Profile Quad Flatpack (LQFP) (PGE Suffix)
- Available in a 144-Ball MicroStar<sup>™</sup> Ball Grid Array (BGA) (GGU Suffix)

TMS320C54x and MicroStar BGA are trademarks of Texas Instruments.

<sup>†</sup> IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.



# 1.2 Description

The TMS320UC5402 fixed-point, digital signal processor (DSP) (hereafter referred to as the UC5402 unless otherwise specified) is ideal for low-power, high-performance applications. This processor offers very low power consumption and the flexibility to support various system voltage configurations. The wide range of I/O voltage enables it to operate with a single 1.8-V power supply or with dual power supplies for mixed voltage systems. This feature eliminates the need for external level-shifting and reduces power consumption in emerging sub-3V systems.

Texas Instrument (TI) DSPs do not require specific power sequencing between the core supply and the I/O supply. However, systems should be designed to ensure that neither supply is powered up for extended periods of time if the other supply is below the proper operating voltage. Excessive exposure to these conditions can adversely affect the long-term reliability of the device.

System-level concerns such as bus contention may require supply sequencing to be implemented. In this case, the core supply should be powered up at the same time as, or prior to, the I/O buffers and powered down after the I/O buffers.

The UC5402 is based on an advanced modified Harvard architecture that has one program memory bus and three data memory buses. This processor provides an arithmetic logic unit (ALU) with a high degree of parallelism, application-specific hardware logic, on-chip memory, and additional on-chip peripherals. The basis of the operational flexibility and speed of this DSP is a highly specialized instruction set.

# 1.3 Pin Assignments

Figure 1–1 illustrates the ball locations for the 144-terminal ball grid array (BGA) package and is used in conjunction with Table 1–1 to locate signal names and ball grid numbers.  $DV_{DD}$  is the power supply for the I/O pins while  $CV_{DD}$  is the power supply for the core CPU.  $V_{SS}$  is the ground for both the I/O pins and the core CPU.

# 1.3.1 Terminal Assignments for the GGU Package



Figure 1–1. 144-Terminal GGU Ball Grid Array (Bottom View)

SIGNAL NAME	BGA BALL #	SIGNAL NAME	BGA BALL #	SIGNAL NAME	BGA BALL #	SIGNAL NAME	BGA BALL #
NC	A1	NC	N13	NC	N1	A19	A13
NC	B1	NC	M13	NC	N2	NC	A12
V <sub>SS</sub>	C2	DVDD	L12	HCNTL0	M3	V <sub>SS</sub>	B11
DVDD	C1	V <sub>SS</sub>	L13	V <sub>SS</sub>	N3	DV <sub>DD</sub>	A11
A10	D4	CLKMD1	K10	BCLKR0	K4	D6	D10
HD7	D3	CLKMD2	K11	BCLKR1	L4	D7	C10
A11	D2	CLKMD3	K12	BFSR0	M4	D8	B10
A12	D1	NC	K13	BFSR1	N4	D9	A10
A13	E4	HD2	J10	BDR0	K5	D10	D9
A14	E3	TOUT0	J11	HCNTL1	L5	D11	C9
A15	E2	EMU0	J12	BDR1	M5	D12	B9
NC	E1	EMU1/OFF	J13	BCLKX0	N5	HD4	A9
HAS	F4	TDO	H10	BCLKX1	K6	D13	D8
V <sub>SS</sub>	F3	TDI	H11	V <sub>SS</sub>	L6	D14	C8
NC	F2	TRST	H12	HINT/TOUT1	M6	D15	B8
CV <sub>DD</sub>	F1	TCK	H13	CVDD	N6	HD5	A8
HCS	G2	TMS	G12	BFSX0	M7	CV <sub>DD</sub>	B7
HR/W	G1	NC	G13	BFSX1	N7	NC	A7
READY	G3	CVDD	G11	HRDY	L7	HDS1	C7
PS	G4	HPIENA	G10	DVDD	K7	V <sub>SS</sub>	D7
DS	H1	V <sub>SS</sub>	F13	V <sub>SS</sub>	N8	HDS2	A6
IS	H2	CLKOUT	F12	HD0	M8	DVDD	B6
R/W	H3	HD3	F11	BDX0	L8	AO	C6
MSTRB	H4	X1	F10	BDX1	K8	A1	D6
IOSTRB	J1	X2/CLKIN <sup>‡</sup>	E13	IACK	N9	A2	A5
MSC	J2	RS	E12	HBIL	M9	A3	B5
XF	J3	D0	E11	NMI	L9	HD6	C5
HOLDA	J4	D1	E10	<b>INTO</b>	K9	A4	D5
IAQ	K1	D2	D13	INT1	N10	A5	A4
HOLD	K2	D3	D12	INT2	M10	A6	B4
BIO	К3	D4	D11	INT3	L10	A7	C4
MP/MC	L1	D5	C13	CVDD	N11	A8	A3
DVDD	L2	A16	C12	HD1	M11	A9	B3
VSS	L3	VSS	C11	VSS	L11	CVDD	C3
NC	M1	A17	B13	NC	N12	NC	A2
NC	M2	A18	B12	NC	M12	NC	B2

Table 1–1. Terminal Assignments (144-Terminal GGU Package)<sup>†</sup>

<sup>†</sup> DV<sub>DD</sub> is the power supply for the I/O pins while CV<sub>DD</sub> is the power supply for the core CPU. V<sub>SS</sub> is the ground for both the I/O pins and the core CPU.

 $\ddagger$  If an external clock source is used, the CLKIN signal level should not exceed CV<sub>DD</sub> + 0.3 V.

# 1.3.2 Pin Assignments for the PGE Package

The TMS320UC5402PGE 144-pin low-profile quad flatpack (LQFP) pin assignments are shown in Figure 1–2.  $DV_{DD}$  is the power supply for the I/O pins while  $CV_{DD}$  is the power supply for the core CPU.  $V_{SS}$  is the ground for both the I/O pins and the core CPU.



NOTE A: NC = No connection. These pins should be left unconnected.

Figure 1–2. 144-Pin PGE Low-Profile Quad Flatpack (Top View)

#### **Signal Descriptions** 1.4

Table 1–2 lists each signal, function, and operating mode(s) grouped by function. See Section 1.3 for exact pin locations based on package type.

TERMINAL NAME TYPET		TYPET	DESCRIPTION			
			DATA SIGNALS			
A19 A18 A17 A16 A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1	(MSB)	O/Z	Parallel address bus A19 [most significant bit (MSB)] through A0 [least significant bit (LSB)]. The lower sixteen address pins (A0 to A15) are multiplexed to address all external memory (program, data) or I/O, while the upper four address pins (A16 to A19) are only used to address external program space. These pins are placed in the high-impedance state when the hold mode is enabled, or when EMU1/OFF is low.			
A0 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D5 D4 D3 D2 D1 D0	(LSB) (MSB)	I/O/Z	Parallel data bus D15 (MSB) through D0 (LSB). The sixteen data pins (D0 to D15) are multiplexed to transfer data between the core CPU and external data/program memory or I/O devices. The data bus is placed in the high-impedance state when not outputting or when RS or HOLD is asserted. The data bus also goes into the high-impedance state when EMU1/OFF is low. The data bus has bus holders to reduce the static power dissipation caused by floating, unused pins. These bus holders also eliminate the need for external bias resistors on unused pins. When the data bus is not being driven by the UC5402, the bus holders keep the pins at the previous logic level. The data bus holders on the UC5402 are disabled at reset and can be enabled/disabled via the BH bit of the bank-switching control register (BSCR).			
			INITIALIZATION, INTERRUPT, AND RESET OPERATIONS			
IACK		O/Z	Interrupt acknowledge signal. IACK Indicates receipt of an interrupt and that the program counter is fetching the interrupt vector location designated by A15–A0. IACK also goes into the high-impedance state when EMU1/OFF is low.			
INT0 INT1 INT2 INT3		I	External user interrupts. INT0–INT3 are prioritized and are maskable by the interrupt mask register (IMR) and the interrupt mode bit. INT0 –INT3 can be polled and reset by way of the interrupt flag register (IFR).			
NMI		I	Nonmaskable interrupt. NMI is an external interrupt that cannot be masked by way of the INTM bit (in the ST1 register) or the IMR. When NMI is activated, the processor traps to the appropriate vector location.			

† I = input, O = output, Z = high impedance, S = supply
‡ If an external clock source is used, the CLKIN signal level should not exceed CV<sub>DD</sub> + 0.3 V.

Table 1-2.	Signal	Descriptions	(Continued)
------------	--------	--------------	-------------

TERMINAL NAME	TYPE <sup>†</sup>	DESCRIPTION	
		INITIALIZATION, INTERRUPT, AND RESET OPERATIONS (CONTINUED)	
RS	I	Reset. RS causes the digital signal processor (DSP) to terminate execution and causes a reinitialization of the CPU and peripherals. When RS is brought to a high level, execution begins at location 0FF80h of program memory. RS affects various registers and status bits.	
MP/MC	I	Microprocessor/microcomputer mode select. If active (low) at reset, microcomputer mode is selected, and the internal program ROM is mapped into the upper 4K words of program memory space. If the pin is driven high during reset, microprocessor mode is selected, and the on-chip ROM is removed from program space. This pin is only sampled at reset, and the MP/MC bit of the processor mode status (PMST) register can override the mode that is selected at reset.	
		MULTIPROCESSING SIGNALS	
BIO	I	Branch control. A branch can be conditionally executed when BIO is active. If low, the processor executes the conditional instruction. For the XC instruction, the BIO condition is sampled during the decode phase of the pipeline; all other instructions sample BIO during the read phase of the pipeline.	
XF	O/Z	External flag output (latched software-programmable signal). XF is set high by the SSBX XF instruction, set low by the RSBX XF instruction or by loading ST1. XF is used for signaling other processors in multiprocessor configurations or used as a general-purpose output pin. XF goes into the high-impedance state when EMU1/OFF is low, and is set high at reset.	
		MEMORY CONTROL SIGNALS	
<u>श्व</u> श् <u>व</u> श	O/Z	Data, program, and I/O space select signals. DS, PS, and IS are always high unless driven low for accessing a particular external memory space. Active period corresponds to valid address information. DS, PS, and IS are placed in the high-impedance state in the hold mode; the signals also go into the high-impedance state when EMU1/OFF is low.	
MSTRB	O/Z	Memory strobe signal. MSTRB is always high unless low-level asserted to indicate an external bus access to data or program memory. MSTRB is placed in the high-impedance state in the hold mode; it also goes into the high-impedance state when EMU1/OFF is low.	
READY	I	Data ready. READY indicates that an external device is prepared for a bus transaction to be completed. If the device is not ready (READY is low), the processor waits one cycle and checks READY again. Note that the processor performs ready detection if at least two software wait states are programmed. The READY signal is not sampled until the completion of the software wait states.	
R/W	O/Z	Read/write signal. $R/\overline{W}$ indicates transfer direction during communication to an external device. $R/\overline{W}$ is normally in the read mode (high), unless it is asserted low when the DSP performs a write operation. $R/\overline{W}$ is placed in the high-impedance state in hold mode; it also goes into the high-impedance state when EMU1/OFF is low.	
IOSTRB	O/Z	I/O strobe signal. IOSTRB is always high unless low-level asserted to indicate an external bus access to an I/O device. IOSTRB is placed in the high-impedance state in the hold mode; it also goes into the high-impedance state when EMU1/OFF is low.	
HOLD	I	Hold. HOLD is asserted to request control of the address, data, and control lines. When acknowledged by the C54x <sup>™</sup> , these lines go into the high-impedance state.	
HOLDA	O/Z	Hold acknowledge. HOLDA indicates that the UC5402 is in a hold state and that the address, data, and control lines are in the high-impedance state, allowing the external memory interface to be accessed by other devices. HOLDA also goes into the high-impedance state when EMU1/OFF is low.	
MSC	O/Z	Microstate complete. MSC indicates completion of all software wait states. When two or more software wait states are enabled, the MSC pin goes active at the beginning of the first software wait state and goes inactive high at the beginning of the last software wait state. If connected to the READY input, MSC forces one external wait state after the last internal wait state is completed. MSC also goes into the high-impedance state when EMU1/OFF is low.	
IAQ	O/Z	Instruction acquisition signal. IAQ is asserted (active-low) when there is an instruction address on the address bus. IAQ goes into the high-impedance state when EMU1/OFF is low.	

<sup>†</sup>I = input, O = output, Z = high impedance, S = supply <sup>‡</sup>If an external clock source is used, the CLKIN signal level should not exceed  $CV_{DD}$  + 0.3 V.

C54x is a trademark of Texas Instruments.

TERMINAL NAME	TYPE <sup>†</sup> DESCRIPTION						
PLL/TIMER SIGNALS							
CLKOUT	O/Z	Master clock output signal. CLKOUT cycles at the machine-cycle rate of the CPU. The internal machine cycle is bounded by the rising edges of this signal. CLKOUT also goes into the high-impedance state when EMU1/OFF is low.					
CLKMD1 CLKMD2 CLKMD3	I	Clock mode-select signals. These inputs select the mode that the clock generator is initialized to after reset. The logic levels of CLKMD1–CLKMD3 are latched when the reset pin is low, and the clock mode register is initialized to the selected mode. After reset, the clock mode can be changed through software, but the clock mode-select signals have no effect until the device is reset again.					
X2/CLKIN <sup>‡</sup>	I	Clock/PLL input. If the internal oscillator is not being used, the X2/CLKIN functions as the clock input.					
X1	0	Output pin from the internal oscillator for the crystal. If the internal oscillator is not used, X1 should be left unconnected. X1 does not go into the high-impedance state when EMU1/OFF is low.					
ΤΟυΤΟ	O/Z	Timer0 output. TOUT0 signals a pulse when the on-chip timer 0 counts down past zero. The pulse is a CLKOUT cycle wide. TOUT0 also goes into the high-impedance state when EMU1/OFF is low.					
HINT/TOUT1	O/Z	Timer1 output. TOUT1 signals a pulse when the on-chip timer 1 counts down past zero. The pulse is one CLKOUT cycle wide. The TOUT1 output is multiplexed with the HINT pin of the HPI and is only available when the HPI is disabled. TOUT1 also goes into the high-impedance state when EMU1/OFF is low.					
		MULTICHANNEL BUFFERED SERIAL PORT SIGNALS					
BCLKR0 BCLKR1	I/O/Z	Receive clock input. BCLKR serves as the serial shift clock for the buffered serial port receiver.					
BDR0 BDR1	I	Serial data receive input					
BFSR0 BFSR1	I/O/Z	Frame synchronization pulse for receive input. The BFSR pulse initiates the receive data process over BDR.					
BCLKX0 BCLKX1	I/O/Z	Transmit clock. BCLKX serves as the serial shift clock for the McBSP transmitter. BCLKX can be configured as an input or an output; it is configured as an input following reset. BCLKX enters the high-impedance state when EMU1/OFF goes low.					
BDX0 BDX1	O/Z	Serial data transmit output. BDX is placed in the high-impedance state when not transmitting, when RS is asserted, or when EMU1/OFF is low.					
BFSX0 BFSX1	I/O/Z	Frame synchronization pulse for transmit input/output. The BFSX pulse initiates the transmit data process. BFSX can be configured as an input or an output; it is configured as an input following reset. BFSX goes into the high-impedance state when EMU1/OFF is low.					
		HOST-PORT INTERFACE SIGNALS					
HD0-HD7	I/O/Z	Parallel bidirectional data bus. The HPI data bus is used by a host device bus to exchange information with the HPI registers. These pins can also be used as general-purpose I/O pins. HD0–HD7 is placed in the high-impedance state when not outputting data or when EMU1/OFF is low. The HPI data bus includes bus holders to reduce the static power dissipation caused by floating, unused pins. When the HPI data bus is not being driven by the UC5402, the bus holders keep the pins at the previous logic level. The HPI data bus holders are disabled at reset and can be enabled/disabled via the HBH bit of the BSCR.					
HCNTL0 HCNTL1	I	Control. HCNTL0 and HCNTL1 select a host access to one of the three HPI registers. The control inputs have internal pullup resistors that are only enabled when HPIENA = 0.					
HBIL	I	Byte identification. HBIL identifies the first or second byte of transfer. The HBIL input has an internal pullup resistor that is only enabled when HPIENA = 0.					
HCS	Ι	Chip select. HCS is the select input for the HPI and must be driven low during accesses. The chip-select input has an internal pullup resistor that is only enabled when HPIENA = 0.					
HDS1 HDS2	Ι	Data strobe. HDS1 and HDS2 are driven by the host read and write strobes to control transfers. The strobe inputs have internal pullup resistors that are only enabled when HPIENA = 0.					
HAS	I	Address strobe. Hosts with multiplexed address and data pins require $\overline{HAS}$ to latch the address in the HPIA register. $\overline{HAS}$ has an internal pullup resistor that is only enabled when HPIENA = 0.					

# Table 1–2. Signal Descriptions (Continued)

<sup>†</sup> I = input, O = output, Z = high impedance, S = supply <sup>‡</sup> If an external clock source is used, the CLKIN signal level should not exceed  $CV_{DD}$  + 0.3 V.

TERMINAL NAME	TYPE <sup>†</sup>	DESCRIPTION
		HOST-PORT INTERFACE SIGNALS (CONTINUED)
HR/W	I	Read/write. HR/ $\overline{W}$ controls the direction of an HPI transfer. HR/ $\overline{W}$ has an internal pullup resistor that is only enabled when HPIENA = 0.
HRDY	O/Z	Ready. The ready output informs the host when the HPI is ready for the next transfer. HRDY goes into the high-impedance state when EMU1/OFF is low.
HINT/TOUT1	O/Z	Interrupt. This output is used to interrupt the host. When the DSP is in reset, HINT is driven high. HINT can also be configured as the timer 1 output (TOUT1) when the HPI is disabled. The signal goes into the high-impedance state when EMU1/OFF is low.
HPIENA	I	HPI module select. HPIENA must be driven high during reset to enable the HPI. An internal pulldown resistor is always active and the HPIENA pin is sampled on the rising edge of RS. If HPIENA is left open or is driven low during reset, the HPI module is disabled. Once the HPI is disabled, the HPIENA pin has no effect until the UC5402 is reset.
		SUPPLY PINS
CV <sub>DD</sub>	S	+V <sub>DD</sub> . Dedicated power supply for the core CPU
DVDD	S	+V <sub>DD</sub> . Dedicated power supply for the I/O pins
V <sub>SS</sub>	S	Ground
		MISCELLANEOUS SIGNAL
NC		No connection
		TEST PINS
тск	I	IEEE standard 1149.1 (JTAG) test clock. TCK is normally a free-running clock signal with a 50% duty cycle. The changes on the test access port (TAP) of input signals TMS and TDI are clocked into the TAP controller, instruction register, or selected test data register on the rising edge of TCK. Changes at the TAP output signal (TDO) occur on the falling edge of TCK.
TDI	Ι	IEEE standard 1149.1 test data input pin with internal pullup device. TDI is clocked into the selected register (instruction or data) on a rising edge of TCK.
TDO	O/Z	IEEE standard 1149.1 test data output. The contents of the selected register (instruction or data) are shifted out of TDO on the falling edge of TCK. TDO is in the high-impedance state except when the scanning of data is in progress. TDO also goes into the high-impedance state when EMU1/OFF is low.
TMS	Ι	IEEE standard 1149.1 test mode select. Pin with internal pullup device. This serial control input is clocked into the TAP controller on the rising edge of TCK.
TRST	I	IEEE standard 1149.1 test reset. TRST, when high, gives the IEEE standard 1149.1 scan system control of the operations of the device. If TRST is not connected or is driven low, the device operates in its functional mode, and the IEEE standard 1149.1 signals are ignored. Pin with internal pulldown device.
EMU0	I/O/Z	Emulator 0 pin. When TRST is driven low, EMU0 must be high for activation of the OFF condition. When TRST is driven high, EMU0 is used as an interrupt to or from the emulator system and is defined as input/output by way of the IEEE standard 1149.1 scan system.
EMU1/OFF	I/O/Z	Emulator 1 pin/disable all outputs. When TRST is driven high, EMU1/OFF is used as an interrupt to or from the emulator system and is defined as input/output by way of the IEEE standard 1149.1 scan system. When TRST is driven low, EMU1/OFF is configured as OFF. The EMU1/OFF signal, when active (low), puts all output drivers into the high-impedance state. Note that OFF is used exclusively for testing and emulation purposes (not for multiprocessing applications). Therefore, for the OFF feature, the following apply: TRST = low EMU0 = high EMU1/OFF = low

# Table 1–2. Signal Descriptions (Continued)

<sup>†</sup>I = input, O = output, Z = high impedance, S = supply <sup>‡</sup>If an external clock source is used, the CLKIN signal level should not exceed CV<sub>DD</sub> + 0.3 V.

# 2 Functional Overview

The following functional overview is based on the block diagram in Figure 2–1.



Figure 2–1. Block Diagram of the TMS320UC5402

# 2.1 Memory

The UC5402 device provides both on-chip ROM and RAM to aid in system performance and integration.

# 2.1.1 On-Chip Dual-Access RAM (DARAM)

The UC5402 device contains  $16K \times 16$ -bit of on-chip dual-access RAM (DARAM). The DARAM is composed of two blocks of 8K words each. Each block in the DARAM can support two reads in one cycle, or a read and a write in one cycle. The DARAM is located in the address range 0080h–3FFFh in data space, and can be mapped into program/data space by setting the OVLY bit to 1.

# 2.1.2 On-Chip ROM With Bootloader

The UC5402 features  $4K \times 16$ -bit of on-chip maskable ROM. Customers can arrange to have the ROM of the UC5402 programmed with contents unique to any particular application. A security option is available to protect a custom ROM. This security option is described in the *TMS320C54x DSP Reference Set*, *Volume 1: CPU and Peripherals* (literature number SPRU131). Note that only the ROM security option, and not the ROM/RAM option, is available on the UC5402.

A bootloader is available in the standard UC5402 on-chip ROM. This bootloader can be used to automatically transfer user code from an external source to anywhere in the program memory at power up. If the MP/MC pin is sampled low during a hardware reset, execution begins at location FF80h of the on-chip ROM. This location contains a branch instruction to the start of the bootloader program. The standard UC5402 bootloader provides different ways to download the code to accomodate various system requirements:

- Parallel from 8-bit or 16-bit-wide EPROM
- Parallel from I/O space 8-bit or 16-bit mode
- Serial boot from serial ports 8-bit or 16-bit mode
- Host-port interface boot

The standard on-chip ROM layout is shown in Table 2–1.

ADDRESS RANGE	DESCRIPTION
F000h – F7FFh	Reserved
F800h – FBFFh	Bootloader
FC00h – FCFFh	μ-law expansion table
FD00h – FDFFh	A-law expansion table
FE00h – FEFFh	Sine look-up table
FF00h – FF7Fh	Reserved
FF80h – FFFFh	Interrupt vector table

#### Table 2–1. Standard On-Chip ROM Layout<sup>†</sup>

<sup>†</sup> In the UC5402 ROM, 128 words are reserved for factory device-testing purposes. Application code to be implemented in on-chip ROM must reserve these 128 words at addresses FF00h–FF7Fh in program space.

# 2.1.3 Memory Map



Figure 2–2. TMS320UC5402 Memory Map

# 2.1.4 Relocatable Interrupt Vector Table

The reset, interrupt, and trap vectors are addressed in program space. These vectors are soft — meaning that the processor, when taking the trap, loads the program counter (PC) with the trap address and executes the code at the vector location. Four words are reserved at each vector location to accommodate a delayed branch instruction, either two 1-word instructions or one 2-word instruction, which allows branching to the appropriate interrupt service routine with minimal overhead.

At device reset, the reset, interrupt, and trap vectors are mapped to address FF80h in program space. However, these vectors can be remapped to the beginning of any 128-word page in program space after device reset. This is done by loading the interrupt vector pointer (IPTR) bits in the PMST register (see Figure 2–3) with the appropriate 128-word page boundary address. After loading IPTR, any user interrupt or trap vector is mapped to the new 128-word page.

NOTE: The hardware reset ( $\overline{RS}$ ) vector cannot be remapped because a hardware reset loads the IPTR with 1s. Therefore, the reset vector is always fetched at location FF80h in program space.

#### Functional Overview

15 7	7	6	5	4	3	2	1	0
IPTR		MP/MC	OVLY	AVIS	DROM	CLK OFF	SMUL	SST
R/W		R/W	R/W	R	R	R	R/W	R/W

LEGEND: R = Read, W = Write

#### Figure 2–3. Processor Mode Status (PMST) Register

# 2.1.5 Extended Program Memory

The UC5402 uses a paged extended memory scheme in program space to allow access of up to 1024K program memory locations. In order to implement this scheme, the UC5402 includes several features that are also present on the 548/549 devices:

- Twenty address lines, instead of sixteen
- An extra memory-mapped register, the XPC register, defines the page selection. This register is memory-mapped into data space to address 001Eh. At a hardware reset, the XPC is initialized to 0.
- Six extra instructions for addressing extended program space. These six instructions affect the XPC.
  - FB[D] pmad (20 bits) Far branch
  - FBACC[D] Accu[19:0] Far branch to the location specified by the value in accumulator A or accumulator B
  - FCALL[D] pmad (20 bits) Far call
  - FCALA[D] Accu[19:0] Far call to the location specified by the value in accumulator A or accumulator B
  - FRET[D] Far return
  - FRETE[D] Far return with interrupts enabled
- In addition to these new instructions, two 54x instructions are extended to use 20 bits in the UC5402:
  - READA data\_memory (using 20-bit accumulator address)
  - WRITA data\_memory (using 20-bit accumulator address)

All other instructions, software interrupts, and hardware interrupts do not modify the XPC register and access only memory within the current page.

Program memory in the UC5402 is organized into 16 pages that are each 64K in length, as shown in Figure 2–4.



<sup>†</sup>See Figure 2–2

<sup>‡</sup> The lower 16K words of pages 1 through 15 are available only when the OVLY bit is cleared to 0. If the OVLY bit is set to 1, the on-chip RAM is mapped to the lower 16K words of all program space pages.

#### Figure 2–4. Extended Program Memory

# 2.2 On-Chip Peripherals

The UC5402 device supports the following on-chip peripherals:

- Software-programmable wait-state generator with programmable bank-switching wait states
- An enhanced 8-bit host-port interface (HPI8)
- Two multichannel buffered serial ports (McBSPs)
- Two hardware timers
- A clock generator with a phase-locked loop (PLL)
- A direct memory access (DMA) controller

# 2.2.1 Software-Programmable Wait-State Generator

The software wait-state generator of the UC5402 can extend external bus cycles by up to fourteen machine cycles. Devices that require more than fourteen wait states can be interfaced using the hardware READY line. When all external accesses are configured for zero wait states, the internal clocks to the wait-state generator are automatically disabled. Disabling the wait-state generator clocks reduces the power consumption of the UC5402.

The software wait-state register (SWWSR) controls the operation of the wait-state generator. The 15 LSBs of the SWWSR specify the number of wait states (0 to 7) to be inserted for external memory accesses to five separate address ranges. This allows a different number of wait states for each of the five address ranges. Additionally, the software wait-state multiplier (SWSM) bit of the software wait-state control register (SWCR) defines a multiplication factor of 1 or 2 for the number of wait states. At reset, the wait-state generator is initialized to provide seven wait states on all external memory accesses. The SWWSR bit fields are shown in Figure 2–5 and described in Table 2–2.

15	14	12	11	9	8		6	5	3	2	0
XPA	l.	/0		Data		Data		Prog	gram	Р	rogram
R/W-0	R/	W-111	I	R/W-111	l	R/W-111		R/V	V-111	R/	W-111

LEGEND:	R=Read,	W=Write,	0=Value	after reset
---------	---------	----------	---------	-------------

Figure 2–5. Software Wait-State Register (SWWSR) [Memory-Mapped Register (MMR) Address 0028h]

I

BIT		RESET	FUNCTION				
NO.	NAME	VALUE	FUNCTION				
15	XPA	0	Extended program address control bit. XPA is used in conjunction with the program space fields (bits 0 through 5) to select the address range for the program space wait states.				
14–12	I/O	1	I/O space. The field value (0–7) corresponds to the base number of wait states for I/O space accesses within addresses 0000–FFFFh. The SWSM bit of the SWCR defines a multiplication factor of 1 or 2 for the base number of wait states.				
11–9	Data	1	Upper data space. The field value (0–7) corresponds to the base number of wait states for external data space accesses within addresses 8000–FFFFh. The SWSM bit of the SWCR defines a multiplication factor of 1 or 2 for the base number of wait states.				
8–6	Data	1	Lower data space. The field value (0–7) corresponds to the base number of wait states for external data space accesses within addresses 0000–7FFFh. The SWSM bit of the SWCR defines a multiplication factor of 1 or 2 for the base number of wait states.				
			Upper program space. The field value (0–7) corresponds to the base number of wait states for external program space accesses within the following addresses:				
5–3	Program	1	☐ XPA = 0: x8000 − xFFFFh				
			XPA = 1: The upper program space bit field has no effect on wait states.				
			The SWSM bit of the SWCR defines a multiplication factor of 1 or 2 for the base number of wait states.				
			Program space. The field value (0–7) corresponds to the base number of wait states for external program space accesses within the following addresses:				
2–0	Program	1	<b>XPA = 0: x0000–x7FFFh</b>				
			XPA = 1: 00000–FFFFFh				
			The SWSM bit of the SWCR defines a multiplication factor of 1 or 2 for the base number of wait states.				

#### Table 2–2. Software Wait-State Register (SWWSR) Bit Fields

The software wait-state multiplier bit (SWSM) of the software wait-state control register (SWCR) is used to extend the base number of wait states selected by the SWWSR. The SWCR bit fields are shown in Figure 2–6 and described in Table 2–3.

15		1	0
	Reserved		SWSM
	R/W-0		R/W-0

LEGEND: R = Read, W = Write	ND: R = Read, W = Writ	e
-----------------------------	------------------------	---

#### Figure 2–6. Software Wait-State Control Register (SWCR) [MMR Address 002Bh]

	BIT RESET					
NO.	NAME	VALUE	FUNCTION			
15–1	Reserved	0	hese bits are reserved and are unaffected by writes.			
			Software wait-state multiplier. Used to multiply the number of wait states defined in the SWWSR by a factor of 1 or 2.			
0 SWSM	SWSM	0	SWSM = 0: wait-state base values are unchanged (multiplied by 1).			
			SWSM = 1: wait-state base values are mulitplied by 2 for a maximum of 14 wait states.			

#### Table 2–3. Software Wait-State Control Register (SWCR) Bit Fields

# 2.2.1.1 Programmable Bank-Switching Wait States

The programmable bank-switching logic of the UC5402 is functionally equivalent to that of the 548/549 devices. This feature automatically inserts one cycle when accesses cross memory-bank boundaries within program or data memory space. A bank-switching wait state can also be automatically inserted when accesses cross the data space boundary into program space.

The bank-switching control register (BSCR) defines the bank size for bank-switching wait states. Figure 2–7 shows the BSCR and its bits are described in Table 2–4.

_	15	12	11	10	3	2	1	0
	BNK	CMP	PS-DS	Res	served	HBH	BH	EXIO
	R/W-1111 R/W-1				R-0	R/W-0	R/W-0	R/W-0
I	LEGEND: R = Read, W = Write							

Figure 2–7. Bank-Switching Control Register (BSCR) [MMR Address 0029h]

NO.	BIT NAME	RESET VALUE	FUNCTION
15–12	BNKCMP	1111	Bank compare. Determines the external memory-bank size. BNKCMP is used to mask the four MSBs of an address. For example, if BNKCMP = 1111b, the four MSBs (bits 12–15) are compared, resulting in a bank size of 4K words. Bank sizes of 4K words to 64K words are allowed.
11	PS - DS	1	Program read – data read access. Inserts an extra cycle between consecutive accesses of program read and data read or data read and program read.         PS-DS = 0       No extra cycles are inserted by this feature.         PS-DS = 1       One extra cycle is inserted between consecutive data and program reads.
10–3	Reserved	0	These bits are reserved and are unaffected by writes.
2	НВН	0	HPI Bus holder. Controls the HPI bus holder feature. HBH is cleared to 0 at reset.HBH = 0The bus holder is disabled.HBH = 1The bus holder is enabled. When not driven, the HPI data bus (HD[7:0]) is held in the previous logic level.
1	ВН	0	Bus holder. Controls the data bus holder feature. BH is cleared to 0 at reset.         BH = 0       The bus holder is disabled.         BH = 1       The bus holder is enabled. When not driven, the data bus (D[15:0]) is held in the previous logic level.
0	EXIO	0	External bus interface off. The EXIO bit controls the external bus-off function.         EXIO = 0       The external bus interface functions as usual.         EXIO = 1       The address bus, data bus, and control signals become inactive after completing the current bus cycle. Note that the DROM, MP/MC, and OVLY bits in the PMST and the HM bit of ST1 cannot be modified when the interface is disabled.

Table 2–4.	<b>Bank-Switching</b>	Control	Register	(BSCR)	) Bit Fields

# 2.2.2 Parallel I/O Ports

The UC5402 has a total of 64K I/O ports. These ports can be addressed by the PORTR instruction or the PORTW instruction. The  $\overline{IS}$  signal indicates a read/write operation through an I/O port. The UC5402 can interface easily with external devices through the I/O ports while requiring minimal off-chip address-decoding circuits.

# 2.2.2.1 Enhanced 8-Bit Host-Port Interface (HPI8)

The UC5402 host-port interface, also referred to as the HPI8, is an enhanced version of the standard 8-bit HPI found on earlier 54x DSPs (542, 545, 548, and 549). The HPI8 is an 8-bit parallel port for interprocessor communication. The features of the HPI8 include:

Standard features:

- Sequential transfers (with autoincrement) or random-access transfers
- Host interrupt and 54x interrupt capability
- Multiple data strobes and control pins for interface flexibility

Enhanced features of the UC5402 HPI8:

- Access to entire on-chip RAM through DMA bus
- Capability to continue transferring during emulation stop



Figure 2–8. UC5402 HPI8 Memory Map

The HPI8 functions as a slave and enables the host processor to access the on-chip memory of the UC5402. A major enhancement to the UC5402 HPI over previous versions is that it allows host access to the entire on-chip memory range of the DSP. The host and the DSP both have access to the on-chip RAM at all times and host accesses are always synchronized to the DSP clock. If the host and the DSP contend for access to the same location, the host has priority, and the DSP waits for one HPI8 cycle. Note that since host accesses are always synchronized to the UC5402 clock, an active input clock (CLKIN) is required for HPI8 accesses during IDLE states, and host accesses are not allowed while the UC5402 reset pin is asserted.

The HPI8 interface consists of an 8-bit bidirectional data bus and various control signals. Sixteen-bit transfers are accomplished in two parts with the HBIL input designating high or low byte. The host communicates with the HPI8 through three dedicated registers — HPI address register (HPIA), HPI data register (HPID), and an HPI control register (HPIC). The HPIA and HPID registers are only accessible by the host, and the HPIC register is accessible by both the host and the UC5402.

# 2.2.2.2 Multichannel Buffered Serial Ports

The UC5402 device includes two high-speed, full-duplex multichannel buffered serial ports (McBSPs) that allow direct interface to other C54x/LC54x DSPs, codecs, and other devices in a system. The McBSPs are based on the standard serial port interface found on other 54x devices. Like its predecessors, the McBSP provides:

- Full-duplex communication
- Double-buffered data registers, which allow a continuous data stream
- Independent framing and clocking for receive and transmit

In addition, the McBSP has the following capabilities:

- Direct interface to:
  - T1/E1 framers
  - MVIP switching compatible and ST-BUS compliant devices
  - IOM-2 compliant devices
  - Serial peripheral interface devices
- Multichannel transmit and receive of up to 128 channels
- A wide selection of data sizes including 8, 12, 16, 20, 24, or 32 bits
- μ-law and A-law companding
- Programmable polarity for both frame synchronization and data clocks
- Programmable internal clock and frame generation

The McBSPs consist of separate transmit and receive channels that operate independently. The external interface of each McBSP consists of the following pins:

- BCLKX Transmit reference clock
- BDX Transmit data
- BFSX Transmit frame synchronization
- BCLKR Receive reference clock
- BDR Receive data
- BFSR Receive frame synchronization

The six pins listed are functionally equivalent to the previous serial port interface pins in the TMS320C5000<sup>™</sup> platform of DSPs. On the transmitter, transmit frame synchronization and clocking are indicated by the BFSX and BCLKX pins, respectively. The CPU or DMA can initiate transmission of data by writing to the data transmit register (DXR). Data written to DXR is shifted out on the BDX pin through a transmit shift register (XSR). This structure allows DXR to be loaded with the next word to be sent while the transmission of the current word is in progress.

On the receiver, receive frame synchronization and clocking are indicated by the BFSR and BCLKR pins, respectively. The CPU or DMA can read received data from the data receive register (DRR). Data received on the BDR pin is shifted into a receive shift register (RSR) and then buffered in the receive buffer register (RBR). If the DRR is empty, the RBR contents are copied into the DRR. If not, the RBR holds the data until the DRR is available. This structure allows storage of the two previous words while the reception of the current word is in progress.

The CPU and DMA can move data to and from the McBSPs and can synchronize transfers based on McBSP interrupts, event signals, and status flags. The DMA is capable of handling data movement between the McBSPs and memory with no intervention from the CPU.

TMS320C5000 is a trademark of Texas Instruments.

In addition to the standard serial port functions, the McBSP provides programmable clock and frame synchronization generation. Among the programmable functions are:

- Frame synchronization pulse width
- Frame period
- Frame synchronization delay
- Clock reference (internal vs. external)
- Clock division
- Clock and frame synchronization polarity

The on-chip companding hardware allows compression and expansion of data in either  $\mu$ -law or A-law format. When companding is used, transmit data is encoded according to specified companding law and received data is decoded to 2s complement format.

The McBSP allows multiple channels to be independently selected for the transmitter and receiver. When multiple channels are selected, each frame represents a time-division multiplexed (TDM) data stream. In using TDM data streams, the CPU may only need to process a few of them. Thus, to save memory and bus bandwidth, multichannel selection allows independent enabling of particular channels for transmission and reception. Up to 32 channels in a stream of up to 128 channels can be enabled.

The clock-stop mode (CLKSTP) in the McBSP provides compatibility with the serial peripheral interface (SPI) protocol. Clock-stop mode works with only single-phase frames and one word per frame. The word sizes supported by the McBSP are programmable for 8-, 12-, 16-, 20-, 24-, or 32-bit operation. When the McBSP is configured to operate in SPI mode, both the transmitter and the receiver operate together as a master or as a slave.

The McBSP is fully static and operates at arbitrarily low clock frequencies. The maximum frequency is CPU clock frequency divided by 2.

# 2.2.3 Hardware Timer

The UC5402 device features two 16-bit timing circuits with 4-bit prescalers. The main counter of each timer is decremented by one every CLKOUT cycle. Each time the counter decrements to 0, a timer interrupt is generated. The timers can be stopped, restarted, reset, or disabled by specific control bits.

# 2.2.4 Clock Generator

The clock generator provides clocks to the UC5402 device, and consists of an internal oscillator and a phase-locked loop (PLL) circuit. The clock generator requires a reference clock input, which can be provided by using a crystal resonator with the internal oscillator, or from an external reference clock source. The reference clock input is then divided by two or four (DIV mode) to generate clocks for the UC5402 device, or the PLL circuit can be used (PLL mode) to generate the device clock by multiplying the reference clock frequency by a scale factor. This allows the use of a clock source with a lower frequency than that of the CPU. The PLL is an adaptive circuit that, once synchronized, locks onto and tracks an input clock signal.

**NOTE:** If an external clock source is used, the CLKIN signal level should not exceed  $CV_{DD}$  + 0.3 V.

When the PLL is initially started, it enters a transitional mode during which the PLL acquires lock with the input signal. Once the PLL is locked, it continues to track and maintain synchronization with the input signal. Then, other internal clock circuitry allows the synthesis of new clock frequencies for use as master clock for the UC5402 device.

This clock generator allows system designers to select the clock source. The sources that drive the clock generator are:

- A crystal resonator circuit. The crystal resonator circuit is connected across the X1 and X2/CLKIN pins
  of the UC5402 to enable the internal oscillator.
- An external clock. The external clock source is directly connected to the X2/CLKIN pin, and X1 is left unconnected.

**NOTE:** If an external clock source is used, the CLKIN signal level should not exceed  $CV_{DD}$  + 0.3 V.

The software-programmable PLL features a high level of flexibility, and includes a clock scaler that provides various clock multiplier ratios, capability to directly enable and disable the PLL, and a PLL lock timer that can be used to delay switching to the PLL clocking mode of the device until lock is achieved. Devices that have a built-in software-programmable PLL can be configured in one of two clock modes:

- PLL mode. The input clock (X2/CLKIN) is multiplied by 1 of 31 possible ratios. These ratios are achieved using the PLL circuitry.
- DIV (divider) mode. The input clock is divided by 2 or 4. Note that when DIV mode is used, the PLL can be completely disabled to minimize power dissipation.

The software-programmable PLL is controlled using the 16-bit memory-mapped (address 0058h) clock mode register (CLKMD). The CLKMD register is used to define the clock configuration of the PLL clock module. Upon reset, the CLKMD register is initialized with a predetermined value dependent only upon the state of the CLKMD1 – CLKMD3 pins as shown in Table 2–5.

CLKMD1	CLKMD2	CLKMD3	CLKMD RESET VALUE	CLOCK MODE
0	0	0	E007h	PLL x 15
0	0	1	9007h	PLL x 10
0	1	0	4007h	PLL x 5
1	0	0	1007h	PLL x 2
1	1	0	F007h	PLL x 1
1	1	1	0000h	1/2 (PLL disabled)
1	0	1	F000h	1/4 (PLL disabled)
0	1	1		Reserved (bypass mode)

 Table 2–5. Clock Mode Settings at Reset

# 2.2.5 DMA Controller

The UC5402 direct memory access (DMA) controller transfers data between points in the memory map without intervention by the CPU. The DMA controller allows movements of data to and from internal program/data memory or internal peripherals (such as the McBSPs) to occur in the background of CPU operation. The DMA has six independent programmable channels, allowing six different contexts for DMA operation.

# 2.2.5.1 Features

The DMA has the following features:

- The DMA operates independently of the CPU.
- The DMA has six channels. The DMA can keep track of the contexts of six independent block transfers.
- The DMA has higher priority than the CPU for internal accesses.
- Each channel has independently programmable priorities.
- Each channel's source and destination address registers can have configurable indexes through memory on each read and write transfer, respectively. The address may remain constant, be postincremented, postdecremented, or be adjusted by a programmable value.
- Each read or write transfer may be initialized by selected events.
- Upon completion of a half-block or an entire-block transfer, each DMA channel may send an interrupt to the CPU.
- The DMA can perform double-word transfers (a 32-bit transfer of two 16-bit words).

# 2.2.5.2 DMA Memory Map

The DMA memory map allows DMA transfers to be unaffected by the status of the MP/ $\overline{MC}$ , DROM, and OVLY bits. The DMA memory map (see Figure 2–9) is identical to that of the HPI8 controller.



Figure 2–9. UC5402 DMA Memory Map

# 2.2.5.3 DMA Priority Level

Each DMA channel can be independently assigned high priority or low priority relative to each other. Multiple DMA channels that are assigned to the same priority level are handled in a round-robin manner.

# 2.2.5.4 DMA Source/Destination Address Modification

The DMA provides flexible address-indexing modes for easy implementation of data management schemes such as autobuffering and circular buffers. Source and destination addresses can be indexed separately and can be postincremented, postdecremented, or postincremented with a specified index offset.

# 2.2.5.5 DMA in Autoinitialization Mode

The DMA can automatically reinitialize itself after completion of a block transfer. Some of the DMA registers can be preloaded for the next block transfer through the DMA global reload registers (DMGSA, DMGDA, and DMGCR). Autoinitialization allows:

- Continuous operation: Normally, the CPU would have to reinitialize the DMA immediately after the completion of the current block transfer; but with the global reload registers, it can reinitialize these values for the next block transfer any time after the current block transfer begins.
- Repetitive operation: The CPU does not preload the global reload register with new values for each block transfer but only loads them on the first block transfer.

# 2.2.5.6 DMA Transfer Counting

The DMA channel element count register (DMCTRx) and the frame count register (DMFRCx) contain bit fields that represent the number of frames and the number of elements per frame to be transferred.

- Frame count. This 8-bit value defines the total number of frames in the block transfer. The maximum number of frames per block transfer is 128 (FRAME COUNT= 0ffh). The counter is decremented upon the last read transfer in a frame transfer. Once the last frame is transferred, the selected 8-bit counter is reloaded with the DMA global frame reload register (DMGFR) if the AUTOINIT bit is set to 1. A frame count of 0 (default value) means the block transfer contains a single frame.
- Element count. This 16-bit value defines the number of elements per frame. This counter is decremented after the read transfer of each element. The maximum number of elements per frame is 65536 (DMCTRn = 0FFFFh). In autoinitialization mode, once the last frame is transferred, the counter is reloaded with the DMA global count reload register (DMGCR).

# 2.2.5.7 DMA Transfers in Doubleword Mode

Doubleword mode allows the DMA to transfer 32-bit words in any index mode. In doubleword mode, two consecutive 16-bit transfers are initiated and the source and destination addresses are automatically updated following each transfer. In this mode, each 32-bit word is considered to be one element.

# 2.2.5.8 DMA Channel Index Registers

The particular DMA channel index register is selected by way of the SIND and DIND field in the DMA mode control register (DMMCRx). Unlike basic address adjustment, in conjunction with the frame index DMFRI0 and DMFRI1, the DMA allows different adjustment amounts depending on whether or not the element transfer is the last in the current frame. The normal adjustment value (element index) is contained in the element index registers DMIDX0 and DMIDX1. The adjustment value (frame index) for the end of the frame, is determined by the selected DMA frame index register, either DMFRI0 or DMFRI1.

The element index and the frame index affect address adjustment as follows:

- Element index: For all except the last transfer in the frame, the element index determines the amount to be added to the DMA channel for the source/destination address register (DMSRCx/DMDSTx) as selected by the SIND/DIND bits.
- Frame index: If the transfer is the last in a frame, the frame index is used for address adjustment as selected by the SIND/DIND bits. This occurs in both single-frame and multi-frame transfer.

#### 2.2.5.9 DMA Interrupts

The ability of the DMA to interrupt the CPU based on the status of the data transfer is configurable and is determined by the IMOD and DINM bits in the DMA mode control register (DMMCRx). The available modes are shown in Table 2–6.

			· · · · · · · · · · · · · · · · · · ·
MODE	DINM	IMOD	INTERRUPT
ABU (non-decrement)	1	0	At full buffer only
ABU (non-decrement)	1	1	At half buffer and full buffer
Multi-Frame	1	0	At block transfer complete (DMCTRx = DMSEFCx[7:0] = 0)
Multi-Frame	1	1	At end of frame and end of block (DMCTRx = 0)
Either	0	Х	No interrupt generated
Either	0	Х	No interrupt generated

Table 2–6. DMA Interrupts

# 2.2.5.10 DMA Controller Synchronization Events

The transfers associated with each DMA channel can be synchronized to one of several events. The DSYN bit field of the DMA channel x sync select and frame count (DMSFCx) register selects the synchronization event for a channel. The list of possible events and the DSYN values are shown in Table 2–7.

	<b>, , , , , , , , , ,</b>
DSYN VALUE	DMA SYNCHRONIZATION EVENT
0000b	No synchronization used
0001b	McBSP0 receive event
0010b	McBSP0 transmit event
0011–0100b	Reserved
0101b	McBSP1 receive event
0110b	McBSP1 transmit event
0111b–0110b	Reserved
1101b	Timer0 interrupt
1110b	External interrupt 3
1111b	Timer1 interrupt

Fable 2–7.	DMA	Synchronization	Events
------------	-----	-----------------	--------

# 2.2.5.11 DMA Channel Interrupt Selection

The DMA controller can generate a CPU interrupt for each of the six channels. However, the interrupt sources for channels 0,1, 2, and 3 are multiplexed with other interrupt sources. DMA channels 2 and 3 share an interrupt line with the receive and transmit portions of McBSP1 (IMR/IFR bits 10 and 11), and DMA channel 1 shares an interrupt line with timer 1 (IMR/IFR bit 7). The interrupt source for DMA channel 0 is shared with a reserved interrupt source. When the UC5402 is reset, the interrupts from these four DMA channels are deselected. The INTSEL bit field in the DMA channel priority and enable control (DMPREC) register can be used to select these interrupts, as shown in Table 2–8.

INTSEL Value	IMR/IFR[6]	IMR/IFR[7]	IMR/IFR[10]	IMR/IFR[11]	
00b (reset)	Reserved	TINT1	BRINT1	BXINT1	
01b	Reserved	TINT1	DMAC2	DMAC3	
10b	DMAC0	DMAC1	DMAC2	DMAC3	
11b	Reserved				

|--|

# 2.3 Memory-Mapped Registers

The UC5402 has a set of memory-mapped registers associated with the CPU, on-chip peripherals, the McBSPs, and the DMA.

# 2.3.1 CPU Memory-Mapped Registers

The UC5402 has 27 memory-mapped CPU registers, which are mapped in data memory space addresses 0h to 1Fh. Table 2–9 gives a list of the CPU memory-mapped registers (MMRs) available on UC5402.

	ADD	RESS	DECODIDION	
NAME	DEC	HEX	DESCRIPTION	
IMR	0	0	Interrupt mask register	
IFR	1	1	Interrupt flag register	
-	2–5	2–5	Reserved for testing	
ST0	6	6	Status register 0	
ST1	7	7	Status register 1	
AL	8	8	Accumulator A low word (15–0)	
AH	9	9	Accumulator A high word (31–16)	
AG	10	A	Accumulator A guard bits (39–32)	
BL	11	В	Accumulator B low word (15–0)	
BH	12	С	Accumulator B high word (31–16)	
BG	13	D	Accumulator B guard bits (39–32)	
TREG	14	E	Temporary register	
TRN	15	F	Transition register	
AR0	16	10	Auxiliary register 0	
AR1	17	11	Auxiliary register 1	
AR2	18	12	Auxiliary register 2	
AR3	19	13	Auxiliary register 3	
AR4	20	14	Auxiliary register 4	
AR5	21	15	Auxiliary register 5	
AR6	22	16	Auxiliary register 6	
AR7	23	17	Auxiliary register 7	
SP	24	18	Stack pointer register	
BK	25	19	Circular buffer size register	
BRC	26	1A	Block-repeat counter	
RSA	27	1B	Block-repeat start address	
REA	28	1C	Block-repeat end address	
PMST	29	1D	Processor mode status (PMST) register	
XPC	30	1E	Extended program page register	
-	31	1F	Reserved	

Table 2–9. CPU Memory-Mapped Registers

# 2.3.2 Peripheral Memory-Mapped Registers

The UC5402 has a set of memory-mapped registers associated with peripherals as shown in Table 2–10.

NAME	ADDRESS	DESCRIPTION	ТҮРЕ
DRR20	20h	McBSP0 data receive register 2	McBSP #0
DRR10	21h	McBSP0 data receive register 1	McBSP #0
DXR20	22h	McBSP0 data transmit register 2	McBSP #0
DXR10	23h	McBSP0 data transmit register 1	McBSP #0
TIM	24h	Timer0 register	Timer0
PRD	25h	Timer0 period counter	Timer0
TCR	26h	Timer0 control register	Timer0
-	27h	Reserved	
SWWSR	28h	Software wait-state register	External Bus
BSCR	29h	Bank-switching control register	External Bus
-	2Ah	Reserved	
SWCR	2Bh	Software wait-state control register	External Bus
HPIC	2Ch	HPI control register	HPI
-	2Dh–2Fh	Reserved	
TIM1	30h	Timer1 register	Timer1
PRD1	31h	Timer1 period counter	Timer1
TCR1	32h	Timer1 control register Time	
-	33h–37h	Reserved	
SPSA0	38h	McBSP0 subbank address register <sup>†</sup>	McBSP #0
SPSD0	39h	McBSP0 subbank data register <sup>†</sup>	McBSP #0
-	3Ah–3Bh	Reserved	
GPIOCR	3Ch	General-purpose I/O pins control register	GPIO
GPIOSR	3Dh	General-purpose I/O pins status register	GPIO
-	3Eh–3Fh	Reserved	
DRR21	40h	McBSP1 data receive register 2	McBSP #1
DRR11	41h	McBSP1 data receive register 1	McBSP #1
DXR21	42h	McBSP1 data transmit register 2	McBSP #1
DXR11	43h	McBSP1 data transmit register 1	McBSP #1
-	44h–47h	Reserved	
SPSA1	48h	McBSP1 subbank address register <sup>†</sup>	McBSP #1
SPSD1	49h	McBSP1 subbank data register <sup>†</sup> McE	
-	4Ah–53h	Reserved	
DMPREC	54h	DMA channel priority and enable control register	DMA
DMSA	55h	DMA subbank address register <sup>‡</sup>	DMA
DMSDI	56h	DMA subbank data register with autoincrement <sup>‡</sup>	DMA
DMSDN	57h	DMA subbank data register <sup>‡</sup>	DMA
CLKMD	58h	Clock mode register	PLL
-	59h–5Fh	Reserved	

<sup>†</sup> See Table 2–11 for a detailed description of the McBSP control registers and their subaddresses.

<sup>‡</sup> See Table 2–12 for a detailed description of the DMA subbank addressed registers.

# 2.3.3 McBSP Control Registers and Subaddresses

The control registers for the multichannel buffered serial port (McBSP) are accessed using the subbank addressing scheme. This allows a set or subbank of registers to be accessed through a single memory location. The serial port subbank address (SPSA) register is used as a pointer to select a particular register within the subbank. The serial port subbank data (SPSD) register is used to access (read or write) the selected register. Table 2–11 shows the McBSP control registers and their corresponding subaddresses.

McBSP0		McBSP1 SUB-		SUB-	DESCRIPTION
NAME	ADDRESS	NAME	ADDRESS	ADDRESS	DESCRIPTION
SPCR10	39h	SPCR11	49h	00h	Serial port control register 1
SPCR20	39h	SPCR21	49h	01h	Serial port control register 2
RCR10	39h	RCR11	49h	02h	Receive control register 1
RCR20	39h	RCR21	49h	03h	Receive control register 2
XCR10	39h	XCR11	49h	04h	Transmit control register 1
XCR20	39h	XCR21	49h	05h	Transmit control register 2
SRGR10	39h	SRGR11	49h	06h	Sample rate generator register 1
SRGR20	39h	SRGR21	49h	07h	Sample rate generator register 2
MCR10	39h	MCR11	49h	08h	Multichannel register 1
MCR20	39h	MCR21	49h	09h	Multichannel register 2
RCERA0	39h	RCERA1	49h	0Ah	Receive channel enable register partition A
RCERB0	39h	RCERB1	49h	0Bh	Receive channel enable register partition B
XCERA0	39h	XCERA1	49h	0Ch	Transmit channel enable register partition A
XCERB0	39h	XCERB1	49h	0Dh	Transmit channel enable register partition B
PCR0	39h	PCR1	49h	0Eh	Pin control register

Table 2–11. McBSP Control Registers and Subaddresses

# 2.3.4 DMA Subbank Addressed Registers

The direct memory access (DMA) controller has several control registers associated with it. The main control register (DMPREC) is a standard memory-mapped register. However, the other registers are accessed using the subbank addressing scheme. This allows a set or subbank of registers to be accessed through a single memory location. The DMA subbank address (DMSA) register is used as a pointer to select a particular register within the subbank, while the DMA subbank data (DMSDN) register or the DMA subbank data register with autoincrement (DMSDI) is used to access (read or write) the selected register.

When the DMSDI register is used to access the subbank, the subbank address is automatically postincremented so that a subsequent access affects the next register within the subbank. This autoincrement feature is intended for efficient, successive accesses to several control registers. If the autoincrement feature is not required, the DMSDN register should be used to access the subbank. Table 2–12 shows the DMA controller subbank addressed registers and their corresponding subaddresses.

NAME	ADDRESS <sup>†</sup>	SUB- ADDRESS	DESCRIPTION	
DMSRC0	56h/57h	00h	DMA channel 0 source address register	
DMDST0	56h/57h	01h	DMA channel 0 destination address register	
DMCTR0	56h/57h	02h	DMA channel 0 element count register	
DMSFC0	56h/57h	03h	DMA channel 0 sync select and frame count register	
DMMCR0	56h/57h	04h	DMA channel 0 transfer mode control register	
DMSRC1	56h/57h	05h	DMA channel 1 source address register	
DMDST1	56h/57h	06h	DMA channel 1 destination address register	
DMCTR1	56h/57h	07h	DMA channel 1 element count register	
DMSFC1	56h/57h	08h	DMA channel 1 sync select and frame count register	
DMMCR1	56h/57h	09h	DMA channel 1 transfer mode control register	
DMSRC2	56h/57h	0Ah	DMA channel 2 source address register	
DMDST2	56h/57h	0Bh	DMA channel 2 destination address register	
DMCTR2	56h/57h	0Ch	DMA channel 2 element count register	
DMSFC2	56h/57h	0Dh	DMA channel 2 sync select and frame count register	
DMMCR2	56h/57h	0Eh	DMA channel 2 transfer mode control register	
DMSRC3	56h/57h	0Fh	DMA channel 3 source address register	
DMDST3	56h/57h	10h	DMA channel 3 destination address register	
DMCTR3	56h/57h	11h	DMA channel 3 element count register	
DMSFC3	56h/57h	12h	DMA channel 3 sync select and frame count register	
DMMCR3	56h/57h	13h	DMA channel 3 transfer mode control register	
DMSRC4	56h/57h	14h	DMA channel 4 source address register	
DMDST4	56h/57h	15h	DMA channel 4 destination address register	
DMCTR4	56h/57h	16h	DMA channel 4 element count register	
DMSFC4	56h/57h	17h	DMA channel 4 sync select and frame count register	
DMMCR4	56h/57h	18h	DMA channel 4 transfer mode control register	
DMSRC5	56h/57h	19h	DMA channel 5 source address register	
DMDST5	56h/57h	1Ah	DMA channel 5 destination address register	
DMCTR5	56h/57h	1Bh	DMA channel 5 element count register	
DMSFC5	56h/57h	1Ch	DMA channel 5 sync select and frame count register	
DMMCR5	56h/57h	1Dh	DMA channel 5 transfer mode control register	
DMSRCP	56h/57h	1Eh	DMA source program page address (common channel)	
DMDSTP	56h/57h	1Fh	DMA destination program page address (common channel)	
DMIDX0	56h/57h	20h	DMA element index address register 0	
DMIDX1	56h/57h	21h	DMA element index address register 1	
DMFRI0	56h/57h	22h	DMA frame index register 0	
DMFRI1	56h/57h	23h	DMA frame index register 1	
DMGSA	56h/57h	24h	DMA global source address reload register	
DMGDA	56h/57h	25h	DMA global destination address reload register	
DMGCR	56h/57h	26h	DMA global count reload register	
DMGFR	56h/57h	27h	DMA global frame count reload register	

#### Table 2–12. DMA Subbank Addressed Registers

<sup>†</sup> Address 56h is used to access DMA subbank data registers with autoincrement (DMSDI) while address 57h is used to access DMA subbank data register without autoincrement (DMSDN).
## 2.4 Interrupts

Vector-relative locations and priorities for all internal and external interrupts are shown in Table 2–13.

NAME	LOCA DECIMAL	TION HEX	PRIORITY	FUNCTION	
RS, SINTR	0	00	1	Reset (hardware and software reset)	
NMI, SINT16	4	04	2	Nonmaskable interrupt	
SINT17	8	08		Software interrupt #17	
SINT18	12	0C		Software interrupt #18	
SINT19	16	10		Software interrupt #19	
SINT20	20	14		Software interrupt #20	
SINT21	24	18		Software interrupt #21	
SINT22	28	1C	—	Software interrupt #22	
SINT23	32	20	—	Software interrupt #23	
SINT24	36	24	—	Software interrupt #24	
SINT25	40	28	—	Software interrupt #25	
SINT26	44	2C	—	Software interrupt #26	
SINT27	48	30	—	Software interrupt #27	
SINT28	52	34	—	Software interrupt #28	
SINT29	56	38	_	Software interrupt #29	
SINT30	60	3C	—	Software interrupt #30	
INTO, SINTO	64	40	3	External user interrupt #0	
INT1, SINT1	68	44	4	External user interrupt #1	
INT2, SINT2	72	48	5	External user interrupt #2	
TINTO, SINT3	76	4C	6	Timer0 interrupt	
BRINT0, SINT4	80	50	7	McBSP #0 receive interrupt	
BXINT0, SINT5	84	54	8	McBSP #0 transmit interrupt	
Reserved(DMAC0), SINT6	88	58	9	Reserved (default) or DMA channel 0 inter- rupt. The selection is made in the DMPREC register.	
TINT1(DMAC1), SINT7	92	5C	10	Timer1 interrupt (default) or DMA channel 1 interrupt. The selection is made in the DMPREC register.	
INT3, SINT8	96	60	11	External user interrupt #3	
HPINT, SINT9	100	64	12	HPI interrupt	
BRINT1(DMAC2), SINT10	104	68	13	McBSP #1 receive interrupt (default) or DMA channel 2 interrupt. The selection is made in the DMPREC register.	
BXINT1(DMAC3), SINT11	108	6C	14	McBSP #1 transmit interrupt (default) or DMA channel 3 interrupt. The selection is made in the DMPREC register.	
DMAC4,SINT12	112	70	15	DMA channel 4 interrupt	
DMAC5,SINT13	116	74	16	DMA channel 5 interrupt	
Reserved	120–127	78–7F		Reserved	

Table 2–13. Interrupt Locations and Priorities	Table 2–13.	Interrupt L	_ocations	and	Priorities
--	-------------	-------------	-----------	-----	------------



### 2.4.1 IFR and IMR Registers

The bits of the interrupt flag register (IFR) and interrupt mask register (IMR) are arranged as shown in Figure 2–10.

15–14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES	DMAC5	DMAC4	BXINT1 or DMAC3	BRINT1 or DMAC2	HPINT	INT3	TINT1 or DMAC1	RES or DMAC0	<b>BXINT0</b>	BRINT0	TINTO	INT2	INT1	INT0

Figure 2–10.	IFR and IMR	Registers
--------------	-------------	-----------

BIT		FUNCTION		
NUMBER	NAME	FUNCTION		
15–14	-	Reserved for future expansion		
13	DMAC5	DMA channel 5 interrupt flag/mask bit		
12	DMAC4	DMA channel 4 interrupt flag/mask bit		
11	BXINT1/DMAC3	This bit can be configured as either the McBSP1 transmit interrupt flag/mask bit, or the DMA channel 3 interrupt flag/mask bit. The selection is made in the DMPREC register.		
10	BRINT1/DMAC2	This bit can be configured as either the McBSP1 receive interrupt flag/mask bit, or the DMA channel 2 interrupt flag/mask bit. The selection is made in the DMPREC register.		
9	HPINT	Host to C54x interrupt flag/mask		
8	INT3	External interrupt 3 flag/mask		
7	TINT1/DMAC1	This bit can be configured as either the timer1 interrupt flag/mask bit, or the DMA channel 1 interrupt flag/mask bit. The selection is made in the DMPREC register.		
6	Reserved or DMAC0	This bit can be configured either as reserved or as the DMA channel 0 interrupt flag/mask bit. The selection is made in the DMPREC register.		
5	BXINT0	McBSP0 transmit interrupt flag/mask bit		
4	BRINT0	McBSP0 receive interrupt flag/mask bit		
3	TINT0	Timer 0 interrupt flag/mask bit		
2	INT2	External interrupt 2 flag/mask bit		
1	INT1	External interrupt 1 flag/mask bit		
0	INT0	External interrupt 0 flag/mask bit		

### Table 2–14. IFR and IMR Register Bit Fields

## **3 Documentation Support**

Extensive documentation supports all TMS320<sup>™</sup> DSP family of devices from product announcement through applications development. The following types of documentation are available to support the design and use of the C5000<sup>™</sup> platform of DSPs:

- TMS320C54x<sup>™</sup> DSP Functional Overview (literature number SPRU307)
- Device-specific data sheets
- Complete user's guides
- Development support tools
- Hardware and software application reports

The five-volume TMS320C54x DSP Reference Set (literature number SPRU210) consists of:

- Volume 1: CPU and Peripherals (literature number SPRU131)
- Volume 2: Mnemonic Instruction Set (literature number SPRU172)
- Volume 3: Algebraic Instruction Set (literature number SPRU179)
- Volume 4: Applications Guide (literature number SPRU173)
- Volume 5: Enhanced Peripherals (literature number SPRU302)

The reference set describes in detail the TMS320C54x<sup>™</sup> DSP products currently available and the hardware and software applications, including algorithms, for fixed-point TMS320<sup>™</sup> DSP family of devices.

A series of DSP textbooks is published by Prentice-Hall and John Wiley & Sons to support digital signal processing research and education. The TMS320<sup>™</sup> DSP newsletter, *Details on Signal Processing*, is published quarterly and distributed to update TMS320<sup>™</sup> DSP customers on product information.

Information regarding TI DSP products is also available on the Worldwide Web at *http://www.ti.com* uniform resource locator (URL).

TMS320 and C5000 are trademarks of Texas Instruments.

## 4 Electrical Specifications

This section provides the absolute maximum ratings and the recommended operating conditions for the TMS320UC5402 DSP.

### 4.1 Absolute Maximum Ratings

The list of absolute maximum ratings are specified over operating case temperature. Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Section 4.2 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to V<sub>SS</sub>. Figure 4–1 provides the test load circuit values for a 1.8-V device.

Supply voltage I/O range, DV <sub>DD</sub>	-0.3 V to 4.0 V
Supply voltage core range, CV <sub>DD</sub>	-0.3 V to 2.0 V
Input voltage range, V <sub>1</sub>	-0.3 V to 4.5 V
Output voltage range, VO	-0.3 V to 4.5 V
Operating case temperature range, T <sub>C</sub>	–40°C to 100°C
Storage temperature range, T <sub>stg</sub>	–55°C to 150°C

## 4.2 Recommended Operating Conditions

				MIN	NOM	MAX	UNIT	
$DV_DD$	Device supply volta		1.71		3.6	V		
CVDD	Device supply volta		1.71	1.8	1.98	V		
VSS	Supply voltage, GND				0		V	
			X2/CLKIN	1.35		CV <sub>DD</sub> + 0.3		
		$D_{A}DD = 1.71 \times 101.09 \times 1000$	All other inputs	1.35		DV <sub>DD</sub> + 0.3		
			X2/CLKIN	1.35		CV <sub>DD</sub> + 0.3		
		DVDD = 1.90 V t0 2.99 V	All other inputs	1.7		DV <sub>DD</sub> + 0.3		
.,	High-level input		X2/CLKIN	1.35		CV <sub>DD</sub> + 0.3		
VIH	DV <sub>DD</sub> = 3.0 V to 3		RS, INTn, NMI, BIO, BCLKR0, BCLKR1, BCLKX0, BCLKX1, HCS, HDS1, HDS2, TDI, TMS, CLKMDn	2.2		DV <sub>DD</sub> + 0.3	V	
			TCK, TRST	2.5		DV <sub>DD</sub> + 0.3		
			All other inputs	2		DV <sub>DD</sub> + 0.3		
			X2/CLKIN	-0.3		0.6		
		$D_{A}DD = 1.71 \times 101.69 \times 1000$	All other inputs	-0.3		0.6		
			X2/CLKIN	-0.3		0.6		
VIL Low-level input VIL voltage	DV <sub>DD</sub> = 1.90 V to 3.6 V	RS, INTn, NMI, BIO, BCLKR0, BCLKR1, BCLKX0, BCLKX1, HCS, HDS1, HDS2, TCK, CLKMDn	-0.3		0.6	V		
			All other inputs	-0.3		0.8		
ЮН	High-level output current					-300	μΑ	
IOL	Low-level output cu	urrent				1.5	mA	
ТС	Operating case terr	nperature		-40		100	°C	

### 4.3 Electrical Characteristics Over Recommended Operating Case Temperature Range (Unless Otherwise Noted)

	PARAMETER		TEST CONDIT	MIN	түр†	MAX	UNIT	
Vон	High-level output vo	ltage	IOH = MAX		DV <sub>DD</sub> - 0.3			V
		DV 171 to 1 90 V		CLKOUT			0.4	
VOL	Low-level output	$D \wedge DD = 1.71 \text{ to } 1.89 \text{ v}$	IOT = MAY	All other outputs			0.35	V
	vollago	DV <sub>DD</sub> = 1.9 to 3.6 V	IOL = MAX	All outputs			0.4	
IIZ	Input current for outputs in high	D[15:0], HD[7:0]	Bus holders enabled, $DV_{DD}$ $V_{I} = V_{SS}$ to $DV_{DD}$	) = MAX,	-175		175	μA
	impedance	All other inputs	$DV_{DD} = MAX, V_O = V_{SS}$ to	DVDD	-5		5	
		X2/CLKIN			-40		40	
		TRST	With internal pulldown		-5		300	
	Input current	HPIENA	With internal pulldown		-5		300	
II Input current	TMS, TCK, TDI, HPI <sup>‡</sup>	With internal pullups, HPIENA = 0	to DV <sub>DD</sub> )	-300		5	μΑ	
		All other input-only pins			-5		5	
IDDC	C Supply current, core CPU		$CV_{DD} = 1.8 \text{ V}, f_{Clock} = 80 \text{ MHz}, $ T <sub>C</sub> = 25°C			35		mA
			f <sub>clock</sub> = 80 MHz,§	DV <sub>DD</sub> = 1.71 to 1.89 V	12			
IDDP Supply current, pins	5	$T_{C} = 25^{\circ}C$	DV <sub>DD</sub> = 1.9 to 3.6 V		27		ΜA	
	IDD Supply current, Standby IDLE2 IDLE3		PLL × 1 mode, 80 MHz input		1.6			mA
DD			Divide-by-two mode, CLKIN stopped		20			μΑ
Ci	Input capacitance					5		pF
Co	Output capacitance					5		pF

<sup>†</sup> All values are typical unless otherwise specified.

<sup>‡</sup>HPI input signals except for HPIENA.

 $Clock mode: PLL \times 1$  with external source



Figure 4–1. 1.8-V Test Load Circuit

## 4.4 Package Thermal Resistance Characteristics

Table 4–1 provides the estimated thermal resistance characteristics for the recommended package types used on the TMS320UC5402 DSP.

PARAMETER	GGU PACKAGE	PGE PACKAGE	UNIT
R <sub>OJA</sub>	38	56	°C/W
R <sub>OJC</sub>	5	5	°C/W

Table 4–1. Thermal Resistance Characteristics

## 4.5 Timing Parameter Symbology

Timing parameter symbols used in the timing requirements and switching characteristics tables are created in accordance with JEDEC Standard 100. To shorten the symbols, some of the pin names and other related terminology have been abbreviated as follows:

Lowercase subscripts and their meanings:

Letters and symbols and their meanings:

н	High

L	Low

V Valid

Z High impedance

## 4.6 Clock Options

The frequency of the reference clock provided at the CLKIN pin can be divided by a factor of two or four or multiplied by one of several values to generate the internal machine cycle.

### 4.6.1 Internal Oscillator With External Crystal

The internal oscillator is enabled by connecting a crystal across X1 and X2/CLKIN. The frequency of CLKOUT is a multiple of the oscillator frequency. The multiply ratio is determined by the bit settings in the CLKMD register. The crystal should be in fundamental-mode operation, and parallel resonant, with an effective series resistance of 30  $\Omega$  and power dissipation of 1 mW. The circuit shown in Figure 4–2 represents fundamental-mode operation.

The connection of the required circuit, consisting of the crystal and two load capacitors, is shown in Figure 4–2. The load capacitors,  $C_1$  and  $C_2$ , should be chosen such that the equation below is satisfied.  $C_L$  in the equation is the load specified for the crystal.

$$C_{L} = \frac{C_{1}C_{2}}{(C_{1} + C_{2})}$$

		MIN	MAX	UNIT
fclock	Input clock frequency	10	20	MHz



Figure 4–2. Internal Oscillator With External Crystal

## 4.6.2 Divide-By-Two Clock Option (PLL disabled)

The frequency of the reference clock provided at the X2/CLKIN pin can be divided by a factor of two to generate the internal machine cycle. The selection of the clock mode is described in the clock generator section.

When an external clock source is used, the external frequency injected must conform to specifications listed in Table 4–2.

**NOTE:** If an external clock source is used, the CLKIN signal level should not exceed  $CV_{DD}$  + 0.3 V.

Table 4–2 and Table 4–3 assume testing over recommended operating conditions and H =  $0.5t_{C(CO)}$  (see Figure 4–3).

#### Table 4–2. Divide-By-2 and Divide-by-4 Clock Options Timing Requirements

		MIN	MAX	UNIT
<sup>t</sup> c(CI)	Cycle time, X2/CLKIN	6.25	†	ns
<sup>t</sup> f(CI)	Fall time, X2/CLKIN		8	ns
<sup>t</sup> r(CI)	Rise time, X2/CLKIN		8	ns

<sup>†</sup> This device utilizes a fully static design and therefore can operate with  $t_{C(CI)}$  approaching  $\infty$ . The device is characterized at frequencies approaching 0 Hz.

#### Table 4–3. Divide-By-2 and Divide-by-4 Clock Options Switching Characteristics

	PARAMETER	MIN	ТҮР	MAX	UNIT
t <sub>c(CO)</sub>	Cycle time, CLKOUT	12.5‡	2t <sub>c</sub> (CI)	†	ns
<sup>t</sup> d(CIH-CO)	Delay time, X2/CLKIN high to CLKOUT high/low	7	12	20	ns
<sup>t</sup> f(CO)	Fall time, CLKOUT		4		ns
<sup>t</sup> r(CO)	Rise time, CLKOUT		4		ns
<sup>t</sup> w(COL)	Pulse duration, CLKOUT low	H–2		H + 2	ns
<sup>t</sup> w(COH)	Pulse duration, CLKOUT high	H–2		H + 2	ns

<sup>†</sup> This device utilizes a fully static design and therefore can operate with  $t_{C(CI)}$  approaching  $\infty$ . The device is characterized at frequencies approaching 0 Hz.

<sup>‡</sup> It is recommended that the PLL clocking option be used for maximum frequency operation.



Figure 4–3. External Divide-by-Two Clock Timing

## 4.6.3 Multiply-By-N Clock Option (PLL Enabled)

The frequency of the reference clock provided at the X2/CLKIN pin can be multiplied by a factor of N to generate the internal machine cycle. The selection of the clock mode and the value of N is described in the clock generator section.

When an external clock source is used, the external frequency injected must conform to specifications listed in Table 4–4.

**NOTE:** If an external clock source is used, the CLKIN signal level should not exceed  $CV_{DD}$  + 0.3 V.

Table 4–4 and Table 4–5 assume testing over recommended operating conditions and  $H = 0.5t_{c(CO)}$  (see Figure 4–4).

MIN	MAX	UNIT	
ultiplier N (N = 1–15) 12.5N	400N		
N = x.5 12.5N	200N	ns	
N = x.25, x.75 12.5N	100N		
	8	ns	
	8	ns	
	MIN           ultiplier N (N = 1–15)         12.5N           N = x.5         12.5N           N = x.25, x.75         12.5N	MIN         MAX           ultiplier N (N = 1-15)         12.5N         400N           N = x.5         12.5N         200N           N = x.25, x.75         12.5N         100N           8         8	

#### Table 4–4. Multiply-By-N Clock Option Timing Requirements<sup>†</sup>

<sup>†</sup>N = Multiplication factor

#### Table 4–5. Multiply-By-N Clock Option Switching Characteristics

	PARAMETER	MIN	TYP	MAX	UNIT
<sup>t</sup> c(CO)	Cycle time, CLKOUT	12.5	<sup>t</sup> c(CI)/N <sup>†</sup>		ns
<sup>t</sup> d(CI-CO)	Delay time, X2/CLKIN high/low to CLKOUT high/low	7	10	20	ns
<sup>t</sup> f(CO)	Fall time, CLKOUT		4		ns
<sup>t</sup> r(CO)	Rise time, CLKOUT		4		ns
<sup>t</sup> w(COL)	Pulse duration, CLKOUT low	H–2		H + 2	ns
<sup>t</sup> w(COH)	Pulse duration, CLKOUT high	H–2		H + 2	ns
tp	Transitory phase, PLL lock up time			30	μS

<sup>†</sup>N = Multiplication factor



Figure 4–4. External Multiply-by-One Clock Timing

## 4.7 Memory and Parallel I/O Interface Timing

### 4.7.1 Memory Read

Table 4–6 and Table 4–7 assume testing over recommended operating conditions with  $\overline{\text{MSTRB}} = 0$  and H = 0.5t<sub>c(CO)</sub> (see Figure 4–5).

		MIN	MAX	UNIT
<sup>t</sup> a(A)M	Access time, read data access from address valid		2H–14	ns
ta(MSTRBL)	Access time, read data access from MSTRB low		2H–14	ns
t <sub>su(D)R</sub>	Setup time, read data before CLKOUT low	7		ns
<sup>t</sup> h(D)R	Hold time, read data after CLKOUT low	-2		ns
<sup>t</sup> h(A-D)R	Hold time, read data after address invalid	-3		ns
<sup>t</sup> h(D)MSTRBH	Hold time, read data after MSTRB high	-3		ns

### Table 4–6. Memory Read Timing Requirements<sup>†</sup>

<sup>†</sup> Address, PS, and DS timings are all included in timings referenced as address.

#### Table 4–7. Memory Read Switching Characteristics<sup>†</sup>

	PARAMETER         KL-A)       Delay time, CLKOUT low to address valid <sup>‡</sup> KL-MSL)       Delay time, CLKOUT low to MSTRB low         KL-MSH)       Delay time, CLKOUT low to MSTRB high         KL-A)R       Hold time, address valid after CLKOUT low <sup>‡</sup>		MAX	UNIT
<sup>t</sup> d(CLKL-A)	Delay time, CLKOUT low to address valid <sup>‡</sup>	0	8	ns
<sup>t</sup> d(CLKL-MSL)	Delay time, CLKOUT low to MSTRB low	0	8	ns
<sup>t</sup> d(CLKL-MSH)	Delay time, CLKOUT low to MSTRB high	0	8	ns
<sup>t</sup> h(CLKL-A)R	Hold time, address valid after CLKOUT low <sup>‡</sup>	0	7	ns
<sup>t</sup> h(CLKH-A)R	Hold time, address valid after CLKOUT high§	0	5	ns

<sup>†</sup> Address, <u>PS</u>, and <u>DS</u> timings are all included in timings referenced as address.

 $\ddagger$  In the case of a memory read preceded by a memory read

 $\$  In the case of a memory read preceded by a memory write



Figure 4–5. Memory Read (MSTRB = 0)

### 4.7.2 Memory Write

Table 4–8 assumes testing over recommended operating conditions with  $\overline{\text{MSTRB}} = 0$  and  $H = 0.5t_{C(CO)}$  (see Figure 4-6).

	PARAMETER	MIN	MAX	UNIT
<sup>t</sup> d(CLKH-A)	Delay time, CLKOUT high to address valid <sup>‡</sup>	0	5	ns
<sup>t</sup> d(CLKL-A)	Delay time, CLKOUT low to address valid§	0	8	ns
<sup>t</sup> d(CLKL-MSL)	Delay time, CLKOUT low to MSTRB low	0	8	ns
<sup>t</sup> d(CLKL-D)W	Delay time, CLKOUT low to data valid	0	17	ns
<sup>t</sup> d(CLKL-MSH)	Delay time, CLKOUT low to MSTRB high	0	8	ns
<sup>t</sup> d(CLKH-RWL)	Delay time, CLKOUT high to R/W low	-1	5	ns
<sup>t</sup> d(CLKH-RWH)	Delay time, CLKOUT high to R/W high	-2	5	ns
<sup>t</sup> d(RWL-MSTRBL)	Delay time, R/W low to MSTRB low	H – 4	H + 2	ns
<sup>t</sup> h(A)W	Hold time, address valid after CLKOUT high <sup>‡</sup>	0	5	ns
<sup>t</sup> h(D)MSH	Hold time, write data valid after MSTRB high	H–3	H+14	ns
<sup>t</sup> w(SL)MS	Pulse duration, MSTRB low	2H–5		ns
<sup>t</sup> su(A)W	Setup time, address valid before MSTRB low	2H–4		ns
<sup>t</sup> su(D)MSH	Setup time, write data valid before MSTRB high	2H–14	2H+5	ns
ten(D-RWL)	Enable time, data bus driven after $R/\overline{W}$ low	H–5		ns
<sup>t</sup> dis(RWH–D)	Disable time, $R/W$ high to data bus high impedance		0	ns

Table 4-8.	Memory	Write	Switching	Characteristics <sup>†</sup>
------------	--------	-------	-----------	------------------------------

<sup>†</sup> Address, PS, and DS timings are all included in timings referenced as address. <sup>‡</sup> In the case of a memory write preceded by a memory write § In the case of a memory write preceded by an I/O cycle



Figure 4–6. Memory Write ( $\overline{MSTRB} = 0$ )

### 4.7.3 I/O Read

Table 4–9 and Table 4–10 assume testing over recommended operating conditions,  $\overline{\text{IOSTRB}} = 0$ , and  $\text{H} = 0.5t_{c(CO)}$  (see Figure 4–7).

		MIN	MAX	UNIT
<sup>t</sup> a(A)IO	Access time, read data access from address valid <sup>†</sup>		3H–17	ns
ta(ISTRBL)IO	Access time, read data access from IOSTRB low		3H–17	ns
t <sub>su(D)</sub> IOR	Setup time, read data before CLKOUT high	9		ns
<sup>t</sup> h(D)IOR	Hold time, read data after CLKOUT high	-1		ns
<sup>t</sup> h(ISTRBH-D)R	Hold time, read data after IOSTRB high	-3		ns

Table 4–9.	I/O	Read	Timing	Requirements
------------	-----	------	--------	--------------

<sup>†</sup> Address and  $\overline{\text{IS}}$  timings are included in timings referenced as address.

#### Table 4–10. I/O Read Switching Characteristics

	PARAMETER	MIN	MAX	UNIT
<sup>t</sup> d(CLKL-A)	Delay time, CLKOUT low to address valid <sup>†</sup>	0	8	ns
<sup>t</sup> d(CLKH-ISTRBL)	Delay time, CLKOUT high to IOSTRB low	-2	5	ns
<sup>t</sup> d(CLKH-ISTRBH)	Delay time, CLKOUT high to IOSTRB high	-2	5	ns
<sup>t</sup> h(A)IOR	Hold time, address after CLKOUT low <sup>†</sup>	0	8	ns

<sup>†</sup> Address and IS timings are included in timings referenced as address.



NOTE A: A[19:16] are always driven low during I/O accesses.



## 4.7.4 I/O Write

Table 4–11 assumes testing over recommended operating conditions,  $\overline{\text{IOSTRB}} = 0$ , and  $\text{H} = 0.5t_{C(CO)}$  (see Figure 4–8).

	PARAMETER	MIN	MAX	UNIT
<sup>t</sup> d(CLKL-A)	Delay time, CLKOUT low to address valid <sup>†</sup>	0	8	ns
<sup>t</sup> d(CLKH-ISTRBL)	Delay time, CLKOUT high to IOSTRB low	-2	5	ns
<sup>t</sup> d(CLKH-D)IOW	Delay time, CLKOUT high to write data valid	H–5	H+14	ns
<sup>t</sup> d(CLKH-ISTRBH)	Delay time, CLKOUT high to IOSTRB high	-2	5	ns
<sup>t</sup> d(CLKL-RWL)	Delay time, CLKOUT low to $R/\overline{W}$ low	0	8	ns
<sup>t</sup> d(CLKL-RWH)	Delay time, CLKOUT low to R/W high	0	8	ns
<sup>t</sup> h(A)IOW	Hold time, address valid after CLKOUT low <sup>†</sup>	0	8	ns
<sup>t</sup> h(D)IOW	Hold time, write data after IOSTRB high	H–3	H+11	ns
<sup>t</sup> su(D)IOSTRBH	Setup time, write data before IOSTRB high	H–11	H+1	ns
t <sub>su</sub> (A)IOSTRBL	Setup time, address valid before IOSTRB low <sup>†</sup>	H–2	H+2	ns

Table 4–11.	I/O Write	Switching	Characteristics
		•	•

<sup>†</sup> Address and IS timings are included in timings referenced as address.



Figure 4–8. Parallel I/O Port Write (IOSTRB = 0)

## 4.8 Ready Timing for Externally Generated Wait States

Table 4–12 and Table 4–13 assume testing over recommended operating conditions and H =  $0.5t_{c(CO)}$  (see Figure 4–9 through Figure 4–12).

Table 4–12	Ready Timing	<b>Requirements for E</b>	<b>Externally Generated Wait States</b>	;1
------------	--------------	---------------------------	---	----

		MIN	MAX	UNIT
t <sub>su(RDY)</sub>	Setup time, READY before CLKOUT low	7		ns
<sup>t</sup> h(RDY)	Hold time, READY after CLKOUT low	-2		ns
<sup>t</sup> v(RDY)MSTRB	Valid time, READY after MSTRB low <sup>‡</sup>		4H–11	ns
<sup>t</sup> h(RDY)MSTRB	Hold time, READY after MSTRB low <sup>‡</sup>	4H–4		ns
<sup>t</sup> v(RDY)IOSTRB	Valid time, READY after IOSTRB low <sup>‡</sup>		5H–11	ns
<sup>t</sup> h(RDY)IOSTRB	Hold time, READY after IOSTRB low <sup>‡</sup>	5H–3		ns

<sup>†</sup> The hardware wait states can be used only in conjunction with the software wait states to extend the bus cycles. To generate wait states by READY, at least two software wait states must be programmed. READY is not sampled until the completion of the internal software wait states.
<sup>‡</sup> These timings are included for reference only. The critical timings for READY are those referenced to CLKOUT.

#### Table 4–13. Ready Switching Characteristics for Externally Generated Wait States<sup>†</sup>

	PARAMETER	MIN	MAX	UNIT
<sup>t</sup> d(MSCL)	Delay time, CLKOUT low to MSC low	0	8	ns
<sup>t</sup> d(MSCH)	Delay time, CLKOUT low to MSC high	- 1	8	ns

<sup>†</sup> The hardware wait states can be used only in conjunction with the software wait states to extend the bus cycles. To generate wait states by READY, at least two software wait states must be programmed. READY is not sampled until the completion of the internal software wait states.



Figure 4–9. Memory Read With Externally Generated Wait States









NOTE A: A[19:16] are always driven low during I/O space accesses.

#### Figure 4–11. I/O Read With Externally Generated Wait States



NOTE A: A[19:16] are always driven low during I/O accesses.



# 4.9 HOLD and HOLDA Timings

Table 4–14 and Table 4–15 assume testing over recommended operating conditions and H =  $0.5t_{c(CO)}$  (see Figure 4–13).

		MIN	MAX	UNIT
<sup>t</sup> w(HOLD)	Pulse duration, HOLD low	4H+7		ns
t <sub>su(HOLD)</sub>	Setup time, HOLD low/high before CLKOUT low	7		ns

#### Table 4–14. HOLD and HOLDA Timing Requirements

### Table 4–15. HOLD and HOLDA Switching Characteristics

	PARAMETER	MIN	MAX	UNIT
<sup>t</sup> dis(CLKL-A)	Disable time, address, PS, DS, IS high impedance from CLKOUT low		3	ns
<sup>t</sup> dis(CLKL-RW)	Disable time, R/W high impedance from CLKOUT low		3	ns
tdis(CLKL-S)	Disable time, MSTRB, IOSTRB high impedance from CLKOUT low		3	ns
ten(CLKL-A)	Enable time, address, PS, DS, IS from CLKOUT low		2H+7	ns
ten(CLKL-RW)	Enable time, R/W enabled from CLKOUT low		2H+7	ns
ten(CLKL-S)	Enable time, MSTRB, IOSTRB enabled from CLKOUT low		2H+7	ns
	Valid time, HOLDA low after CLKOUT low	0	8	ns
<sup>t</sup> v(HOLDA)	Valid time, HOLDA high after CLKOUT low	0	8	ns
tw(HOLDA)	Pulse duration, HOLDA low duration	2H		ns



Figure 4–13. HOLD and HOLDA Timings (HM = 1)

# 4.10 Reset, BIO, Interrupt, and MP/MC Timings

Table 4–16 assumes testing over recommended operating conditions and H =  $0.5t_{c(CO)}$  (see Figure 4–14, Figure 4–15, and Figure 4–16).

		MIN	MAX	UNIT
<sup>t</sup> h(RS)	Hold time, RS after CLKOUT low	0		ns
<sup>t</sup> h(BIO)	Hold time, BIO after CLKOUT low	-2		ns
<sup>t</sup> h(INT)	Hold time, INTn, NMI, after CLKOUT low <sup>†</sup>	-3		ns
<sup>t</sup> h(MPMC)	Hold time, MP/MC after CLKOUT low	0		ns
<sup>t</sup> w(RSL)	Pulse duration, RS low‡§	4H+5		ns
<sup>t</sup> w(BIO)S	Pulse duration, BIO low, synchronous	2H+4		ns
<sup>t</sup> w(BIO)A	Pulse duration, BIO low, asynchronous	4H		ns
<sup>t</sup> w(INTH)S	Pulse duration, INTn, NMI high (synchronous)	2H–1		ns
<sup>t</sup> w(INTH)A	Pulse duration, INTn, NMI high (asynchronous)	4H		ns
<sup>t</sup> w(INTL)S	Pulse duration, INTn, NMI low (synchronous)	2H+1		ns
<sup>t</sup> w(INTL)A	Pulse duration, INTn, NMI low (asynchronous)	4H		ns
<sup>t</sup> w(INTL)WKP	Pulse duration, INTn, NMI low for IDLE2/IDLE3 wakeup	8		ns
t <sub>su(RS)</sub>	Setup time, RS before X2/CLKIN low	5		ns
t <sub>su(BIO)</sub>	Setup time, BIO before CLKOUT low	7	12	ns
t <sub>su(INT)</sub>	Setup time, INTn, NMI, RS before CLKOUT low	8	12	ns
t <sub>su</sub> (MPMC)	Setup time, MP/MC before CLKOUT low	10		ns

#### Table 4–16. Reset, BIO, Interrupt, and MP/MC Timing Requirements

<sup>†</sup> The external interrupts (INT0–INT3, NMI) are synchronized to the core CPU by way of a two-flip-flop synchronizer which samples these inputs with consecutive falling edges of CLKOUT. The input to the interrupt pins is required to represent a 1-0-0 sequence at the timing that is corresponding to three CLKOUT sampling sequences.

<sup>‡</sup> If the PLL mode is selected, then at power-on sequence, or at wakeup from IDLE3, RS must be held low for at least 50 µs to ensure synchronization and lock-in of the PLL.

§ Note that RS may cause a change in clock frequency, therefore changing the value of H.

¶ Divide-by-two mode







Figure 4–16. MP/MC Timing

# 4.11 Instruction Acquisition (IAQ) and Interrupt Acknowledge (IACK) Timings

Table 4–17 assumes testing over recommended operating conditions and  $H = 0.5t_{C(CO)}$  (see Figure 4–17).

## Table 4–17. Instruction Acquisition (IAQ) and Interrupt Acknowledge (IACK) Switching Characteristics

	PARAMETER	MIN	MAX	UNIT
<sup>t</sup> d(CLKL-IAQL)	Delay time, CLKOUT low to IAQ low	0	9	ns
<sup>t</sup> d(CLKL-IAQH)	Delay time, CLKOUT low to IAQ high	0	7	ns
<sup>t</sup> d(A)IAQ	Delay time, address valid to IAQ low		2	ns
<sup>t</sup> d(CLKL-IACKL)	Delay time, CLKOUT low to IACK low	0	9	ns
<sup>t</sup> d(CLKL-IACKH)	Delay time , CLKOUT low to IACK high	1	6	ns
<sup>t</sup> d(A)IACK	Delay time, address valid to IACK low		2	ns
<sup>t</sup> h(A)IAQ	Hold time, IAQ high after address invalid	-3		ns
<sup>t</sup> h(A)IACK	Hold time, IACK high after address invalid	-2		ns
<sup>t</sup> w(IAQL)	Pulse duration, IAQ low	2H–2		ns
<sup>t</sup> w(IACKL)	Pulse duration, IACK low	2H–1		ns



Figure 4–17. IAQ and IACK Timings

## 4.12 External Flag (XF) and TOUT Timings

Table 4–18 assumes testing over recommended operating conditions and  $H = 0.5t_{C(CO)}$  (see Figure 4–18 and Figure 4–19).

PARAMETER		MIN	MAX	UNIT
<sup>t</sup> d(XF)	Delay time, CLKOUT low to XF high	-1	8	ns
	Delay time, CLKOUT low to XF low	-1	8	
<sup>t</sup> d(TOUTH)	Delay time, CLKOUT low to TOUT high	0	11	ns
<sup>t</sup> d(TOUTL)	Delay time, CLKOUT low to TOUT low	0	9	ns
<sup>t</sup> w(TOUT)	Pulse duration, TOUT	2H–1		ns





Figure 4–18. XF Timing



Figure 4–19. TOUT Timing

## 4.13 Multichannel Buffered Serial Port (McBSP) Timing

## 4.13.1 McBSP Transmit and Receive Timings

Table 4–19 and Table 4–20 assume testing over recommended operating conditions and H =  $0.5t_{c(CO)}$  (see Figure 4–20 and Figure 4–21).

			MIN	MAX	UNIT
t <sub>c(BCKRX)</sub>	Cycle time, BCLKR/X	BCLKR/X ext	4H		ns
<sup>t</sup> w(BCKRX)	Pulse duration, BCLKR/X high or BCLKR/X low	BCLKR/X ext	2H–1		ns
	Coture firms, outparted DECD bish bofers DCI //D low	BCLKR int	20		
<sup>t</sup> su(BFRH-BCKRL)	Setup time, external BFSK high before BCLKK low	BCLKR ext	0		ns
	Hold time, external BFSR high after BCLKR low	BCLKR int	-3		
<sup>ĩ</sup> h(BCKRL-BFRH)		BCLKR ext	4		ns
<sup>t</sup> su(BDRV-BCKRL)	Setup time, BDR valid before BCLKR low	BCLKR int	17		
		BCLKR ext	0		ns
	Hold time, BDR valid after BCLKR low	BCLKR int	0		
<sup>ĩ</sup> h(BCKRL-BDRV)		BCLKR ext	8		ns
		BCLKX int	20		
<sup>t</sup> su(BFXH-BCKXL)	Setup time, external BFSX high before BCLKX low	BCLKX ext	0		ns
		BCLKX int	-4		
<sup>ĩ</sup> h(BCKXL-BFXH)	Hold time, external BFSX high after BCLKX low	BCLKX ext	5		ns
tr(BCKRX)	Rise time, BCLKR/X	BCLKR/X ext		8	ns
tf(BCKRX)	Fall time, BCLKR/X	BCLKR/X ext		8	ns

<sup>†</sup>CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

PARAMETER				MIN	MAX	UNIT
<sup>t</sup> c(BCKRX)	Cycle time, BCLKR/X		BCLKR/X int	4H		ns
<sup>t</sup> w(BCKRXH)	Pulse duration, BCLKR/X high		BCLKR/X int	D – 3‡	D + 2‡	ns
<sup>t</sup> w(BCKRXL)	Pulse duration, BCLKR/X low		BCLKR/X int	C – 3‡	C + 2‡	ns
		BCLKR int	-3	6	ns	
<sup>t</sup> d(BCKRH-BFRV)	d(BCKRH-BFRV) Delay time, BCLKR high to internal BFSR valid		BCLKR ext	7	13	ns
					6	
<sup>t</sup> d(BCKXH-BFXV)	Delay time, BCLKX high to internal BFSX valid		BCLKX ext	5	19	ns
	Disable time, BCLKX high to BDX high impedance follo	wing last data	BCLKX int	1	6	
<sup>t</sup> dis(BCKXH-BDXHZ)	bit of transfer	-	BCLKX ext	7	13	ns
		3	BCLKX int	٥¶	6	
<sup>t</sup> d(BCKXH-BDXV)	$\chi_{V}$ Delay time, BCLKX high to BDX valid DXENA = 09		BCLKX ext	5	19	ns
	Delay time, BFSX high to BDX valid		BFSX int	1¶	2	
<sup>t</sup> d(BFXH-BDXV)	ONLY applies when in data delay 0 (XDATDLY = 00b) r	node	BFSX ext	7	18	ns

### Table 4–20. McBSP Transmit and Receive Switching Characteristics<sup>†</sup>

<sup>†</sup>CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are also inverted. <sup>‡</sup>T = BCLKRX period = (1 + CLKGDV) \* 2H

C = BCLKRX low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2) \* 2H when CLKGDV is even

D = BCLKRX high pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2 + 1) \* 2H when CLKGDV is even

§ The transmit delay enable (DXENA) and A-bis mode (ABIS) features of the McBSP are not implemented on the TMS320UC5402.

¶ Minimum delay times also represent minimum output hold times.







Figure 4–21. McBSP Transmit Timings

## 4.13.2 McBSP General-Purpose I/O Timing

Table 4–21 and Table 4–22 assume testing over recommended operating conditions (see Figure 4–22).

### Table 4–21. McBSP General-Purpose I/O Timing Requirements

		MIN	MAX	UNIT
t <sub>su</sub> (BGPIO-COH)	Setup time, BGPIOx input mode before CLKOUT high <sup>†</sup>	9		ns
<sup>t</sup> h(COH-BGPIO)	Hold time, BGPIOx input mode after CLKOUT high <sup>†</sup>	0		ns
±				

<sup>†</sup>BGPIOx refers to BCLKRx, BFSRx, BDRx, BCLKXx, or BFSXx when configured as a general-purpose input.

#### Table 4–22. McBSP General-Purpose I/O Switching Characteristics

PARAMETER	MIN	MAX	UNIT
td(COH-BGPIO) Delay time, CLKOUT high to BGPIOx output mode <sup>‡</sup>	0	5	ns

BGPIOx refers to BCLKRx, BFSRx, BCLKXx, BFSXx, or BDXx when configured as a general-purpose output.



<sup>†</sup> BGPIOx refers to BCLKRx, BFSRx, BDRx, BCLKXx, or BFSXx when configured as a general-purpose input. <sup>‡</sup> BGPIOx refers to BCLKRx, BFSRx, BCLKXx, BFSXx, or BDXx when configured as a general-purpose output.

#### Figure 4–22. McBSP General-Purpose I/O Timings

### 4.13.3 McBSP as SPI Master or Slave Timing

Table 4–23 to Table 4–30 assume testing over recommended operating conditions and  $H = 0.5t_{C(CO)}$  (see Figure 4–23, Figure 4–24, Figure 4–25, and Figure 4–26).

Table 4–23. McBSP as SPI Master or Slave Timir	ng Requirements (CLKSTP = 10b, CLKXP = 0) <sup>1</sup>
--	--

		MASTER		SLAVE		
		MIN	MAX	MIN	MAX	UNIT
t <sub>su</sub> (BDRV-BCKXL)	Setup time, BDR valid before BCLKX low	16		– 12H		ns
<sup>t</sup> h(BCKXL-BDRV)	Hold time, BDR valid after BCLKX low	4		12H + 5		ns
t <sub>su</sub> (BFXL-BCKXH)	Setup time, BFSX low before BCLKX high			10		ns
<sup>t</sup> c(BCKX)	Cycle time, BCLKX	12H		32H		ns

<sup>†</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

Table 4–24. McBSP as SPI Master or Slave Switching Cl	Characteristics (CLKSTP = 10b,	$CLKXP = 0)^{\dagger}$
---	--------------------------------	------------------------

		MASTER		SLAVE		
	FARAMETER	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> h(BCKXL-BFXL)	Hold time, BFSX low after BCLKX low§	T – 4	T + 5			ns
<sup>t</sup> d(BFXL-BCKXH)	Delay time, BFSX low to BCLKX high $\P$	C – 6	C + 4			ns
td(BCKXH-BDXV)	Delay time, BCLKX high to BDX valid	-3	7	6H + 6	10H + 20	ns
<sup>t</sup> dis(BCKXL-BDXHZ)	Disable time, BDX high impedance following last data bit from BCLKX low	C – 2	C + 3			ns
<sup>t</sup> dis(BFXH-BDXHZ)	Disable time, BDX high impedance following last data bit from BFSX high			2H+ 8	6H + 21	ns
td(BFXL-BDXV)	Delay time, BFSX low to BDX valid			4H –3	8H + 21	ns

<sup>†</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

T = BCLKX period = (1 + CLKGDV) \* 2H

C = BCLKX low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2) \* 2H when CLKGDV is even

§ FSRP = FSXP = 1. As a SPI master, BFSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on BFSX and BFSR is inverted before being used internally.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

BFSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (BCLKX).



Figure 4–23. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0

		MASTER		SLAVE		
		MIN	MAX	MIN	MAX	UNIT
tsu(BDRV-BCKXH)	Setup time, BDR valid before BCLKX high	16		– 12H		ns
<sup>t</sup> h(BCKXH-BDRV)	Hold time, BDR valid after BCLKX high	4		12H + 5		ns
<sup>t</sup> su(BFXL-BCKXH)	Setup time, BFSX low before BCLKX high			10		ns
<sup>t</sup> c(BCKX)	Cycle time, BCLKX	12H		32H		ns

#### Table 4–25. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 11b, CLKXP = 0)<sup>†</sup>

<sup>†</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

#### Table 4–26. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 11b, CLKXP = 0)<sup>†</sup>

		MASTER <sup>‡</sup>		SLAVE		
	PARAMEIER	MIN MAX		MIN	MAX	UNIT
th(BCKXL-BFXL)	Hold time, BFSX low after BCLKX low§	C –4	C + 5			ns
td(BFXL-BCKXH)	Delay time, BFSX low to BCLKX high	T – 6	T + 4			ns
td(BCKXL-BDXV)	Delay time, BCLKX low to BDX valid	-3	7	6H + 6	10H + 20	ns
<sup>t</sup> dis(BCKXL-BDXHZ)	Disable time, BDX high impedance following last data bit from BCLKX low	0	6	6H +7	10H + 21	ns
td(BFXL-BDXV)	Delay time, BFSX low to BDX valid	D – 2	D + 4	4H –3	8H + 21	ns

<sup>†</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

<sup>‡</sup>T = BCLKX period = (1 + CLKGDV) \* 2H

C = BCLKX low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2) \* 2H when CLKGDV is even

D = BCLKX high pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2 + 1) \* 2H when CLKGDV is even

§ FSRP = FSXP = 1. As a SPI master, BFSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on BFSX and BFSR is inverted before being used internally.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

¶BFSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (BCLKX).



Figure 4–24. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0

	• .	MASTER		SLAVE		
		MIN	MAX	MIN	MAX	UNIT
t <sub>su</sub> (BDRV-BCKXH)	Setup time, BDR valid before BCLKX high	16		– 12H		ns
<sup>t</sup> h(BCKXH-BDRV)	Hold time, BDR valid after BCLKX high	4		12H + 5		ns
tsu(BFXL-BCKXL)	Setup time, BFSX low before BCLKX low			10		ns
<sup>t</sup> c(BCKX)	Cycle time, BCLKX	12H		32H		ns

### Table 4–27. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 10b, CLKXP = 1)<sup>†</sup>

<sup>†</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

### Table 4–28. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 10b, CLKXP = 1)<sup>†</sup>

DADAMETED		MASTER <sup>‡</sup>		SL		
	PARAMETER	MIN MAX		MIN	MAX	UNIT
<sup>t</sup> h(BCKXH-BFXL)	Hold time, BFSX low after BCLKX high§	T – 4	T + 5			ns
td(BFXL-BCKXL)	Delay time, BFSX low to BCLKX low¶	D – 6	D + 4			ns
td(BCKXL-BDXV)	Delay time, BCLKX low to BDX valid	- 3	7	6H + 6	10H + 20	ns
<sup>t</sup> dis(BCKXH-BDXHZ)	Disable time, BDX high impedance following last data bit from BCLKX high	D – 2	D + 3			ns
<sup>t</sup> dis(BFXH-BDXHZ)	Disable time, BDX high impedance following last data bit from BFSX high			2H + 7	6H + 21	ns
td(BFXL-BDXV)	Delay time, BFSX low to BDX valid			4H – 3	8H + 21	ns

<sup>†</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

<sup>‡</sup>T = BCLKX period = (1 + CLKGDV) \* 2H

D = BCLKX high pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2 + 1) \* 2H when CLKGDV is even

§ FSRP = FSXP = 1. As a SPI master, BFSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on BFSX and BFSR is inverted before being used internally.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

¶ BFSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (BCLKX).



Figure 4–25. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1

		MASTER		SLAVE		
		MIN	MAX	MIN	MAX	UNIT
tsu(BDRV-BCKXL)	Setup time, BDR valid before BCLKX low	16		– 12H		ns
<sup>t</sup> h(BCKXL-BDRV)	Hold time, BDR valid after BCLKX low	4		12H + 5		ns
<sup>t</sup> su(BFXL-BCKXL)	Setup time, BFSX low before BCLKX low			10		ns
<sup>t</sup> c(BCKX)	Cycle time, BCLKX	12H		32H		ns

#### Table 4–29. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 11b, CLKXP = 1)<sup>†</sup>

<sup>†</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

Table 4–30. McBSP	as SPI Master or S	Slave Switching	Characteristics (	CLKSTP = 11b	CLKXP = 1	)†

PARAMETER		MASTER <sup>‡</sup>		SLAVE		
		MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> h(BCKXH-BFXL)	Hold time, BFSX low after BCLKX high§	D – 4	D + 5			ns
td(BFXL-BCKXL)	Delay time, BFSX low to BCLKX low $\P$	T – 6	T + 4			ns
td(BCKXH-BDXV)	Delay time, BCLKX high to BDX valid	- 3	7	6H + 6	10H + 20	ns
<sup>t</sup> dis(BCKXH-BDXHZ)	Disable time, BDX high impedance following last data bit from BCLKX high	0	6	6H +7	10H + 21	ns
td(BFXL-BDXV)	Delay time, BFSX low to BDX valid	C – 2	C + 4	4H – 3	8H + 21	ns

<sup>†</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

<sup>‡</sup>T = BCLKX period = (1 + CLKGDV) \* 2H

C = BCLKX low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2) \* 2H when CLKGDV is even

D = BCLKX high pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2 + 1) \* 2H when CLKGDV is even

§ FSRP = FSXP = 1. As a SPI master, BFSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on BFSX and BFSR is inverted before being used internally.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

¶BFSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (BCLKX).





## 4.14 Host-Port Interface Timing (HPI8)

Table 4–31 and Table 4–32 assume testing over recommended operating conditions and  $H = 0.5t_{c(CO)}$  (see Figure 4–27 through Figure 4–30). In the following tables, DS refers to the logical OR of HCS, HDS1, and HDS2. HD refers to any of the HPI data bus pins (HD0, HD1, HD2, etc.). HAD stands for HCNTL0, HCNTL1, and HR/W. GPIO refers to the HD pins when they are configured as general-purpose input/outputs.

**NOTE:** During all cycles, DS should not be driven high to complete the cycle until HRDY is high. In the case of a read cycle, HDx should also be valid before rising DS.

		MIN	MAX	UNIT
<sup>t</sup> su(HBV-DSL)	Setup time, HBIL valid before DS low	5		ns
<sup>t</sup> h(DSL-HBV)	Hold time, HBIL valid after DS low	6		ns
tsu(HSL-DSL)	Setup time, HAS low before DS low	5		ns
<sup>t</sup> w(DSL)	Pulse duration, DS low	20		ns
<sup>t</sup> w(DSH)	Pulse duration, DS high	10		ns
t <sub>su</sub> (HDV-DSH)	Setup time, HDx valid before DS high, HPI write	12		ns
<sup>t</sup> h(DSH-HDV)W	Hold time, HDx valid after DS high, HPI write	8		ns
t <sub>su</sub> (GPIO-COH)	Setup time, HDx input valid before CLKOUT high, HDx configured as general-purpose input	9		ns
th(GPIO-COH)	Hold time, HDx input valid after CLKOUT high, HDx configured as general-purpose input	-3		ns

Table 4–31. HPIO Mode Timing Requirement	Table 4–31.	HPI8	Mode	Timing	Rec	uiremen
--	-------------	------	------	--------	-----	---------

PARAMETER			MIN	MAX	UNIT	
<sup>t</sup> en(DSL-HD)	HD) Enable time, HD driven from DS low		5	21	ns	
<sup>t</sup> d(DSL-HDV1)		Case 1a: Memory accesses when DMAC is active in 16-bit mode and $t_{w(DSH)} < 18 H^{\dagger}$		18H + 21 - t <sub>w</sub> (DSH)		
		Case 1b: Memory accesses when DMAC is active in 16-bit mode and $t_{W}(\text{DSH}) \geq 18 \text{H}^{\dagger}$		21		
	Delay time, DS low to HDx valid for first byte of an HPI read	Case 1c: Memory access when DMAC is active in 32-bit mode and $t_{w(DSH)}$ < 26H <sup>†</sup>		26H + 21 - t <sub>w</sub> (DSH)	ns	
		Case 1d: Memory access when DMAC is active in 32-bit mode and $t_w(DSH) \ge 26H^{\dagger}$		21	115	
		Case 2a: Memory accesses when DMAC is inactive and $t_{W(DSH)} < 10H^{+}$		10H + 21 - t <sub>w</sub> (DSH)		
		Case 2b: Memory accesses when DMAC is inactive and $t_{W(DSH)} \ge 10H^{\dagger}$		21		
		Case 3: Register accesses		21		
<sup>t</sup> d(DSL-HDV2)	Delay time, DS low to HDx valid for se	elay time, DS low to HDx valid for second byte of an HPI read		21	ns	
<sup>t</sup> h(DSH-HDV)R	Hold time, HDx valid after DS high, for a HPI read		5	9	ns	
<sup>t</sup> v(HYH-HDV)	Valid time, HDx valid after HRDY high			12		
<sup>t</sup> d(DSH-HYL)	Delay time, DS high to HRDY low (see	time, DS high to HRDY low (see Note 1)		21	ns	
<sup>t</sup> d(DSH-HYH)		Case 1a: Memory accesses when DMAC is active in 16-bit mode <sup>†</sup>		18H + 21		
	Delay time, DS high to HRDY high	Case 1b: Memory accesses when DMAC is active in 32-bit mode <sup>†</sup>	26H + 21		ns	
		Case 2: Memory accesses when DMAC is inactive <sup>†</sup>		10H + 21		
		Case 3: Write accesses to HPIC register (see Note 2)		6H + 21	ns	
td(HCS-HRDY)	Delay time, HCS low/high to HRDY low/high			19	ns	
td(COH-HYH)	Delay time, CLKOUT high to HRDY high			5	ns	
td(COH-HTX)	HTX) Delay time, CLKOUT high to HINT change			5	ns	
<sup>t</sup> d(COH-GPIO)	OH-GPIO) Delay time, CLKOUT high to HDx output change. HDx is configured as a general-purpose output.		9		ns	

NOTES: 1. The HRDY output is always high when the HCS input is high, regardless of DS timings.

2. This timing applies to the first byte of an access, when writing a one to the DSPINT bit or HINT bit of the HPIC register. All other writes to the HPIC occur asynchronously, and do not cause HRDY to be deasserted.

<sup>†</sup> DMAC stands for direct memory access (DMA) controller. The HPI8 shares the internal DMA bus with the DMAC, thus HPI8 access times are affected by DMAC activity.

**Electrical Specifications** 



Figure 4–27. Using HDS to Control Accesses (HCS Always Low)



Figure 4–30. GPIOx<sup>†</sup> Timings

# 5 Mechanical Data

# 5.1 Ball Grid Array Mechanical Data

## GGU (S-PBGA-N144)

## PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

 $C. \quad \text{MicroStar BGA}^{\text{\tiny TM}} \text{ configuration}$ 



MicroStar BGA is a trademark of Texas Instruments.
## 5.2 Low-Profile Quad Flatpack Mechanical Data

## PGE (S-PQFP-G144)

## PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026

## Figure 5–2. TMS320UC5402 144-Pin Low-Profile Quad Flatpack