SN65C1167, SN75C1167, SN65C1168, SN75C1168 DUAL DIFFERENTIAL DRIVERS AND RECEIVERS


SLLS159E - MARCH 1993 - REVISED NOVEMBER 2003

- Meet or Exceed Standards TIA/EIA-422-B and ITU Recommendation V.11
- BiCMOS Process Technology
- Low Supply-Current Requirements:9 mA Max
- Low Pulse Skew
- Receiver Input Impedance . . . 17 kΩ Typ
- Receiver Input Sensitivity . . . ±200 mV
- Receiver Common-Mode Input Voltage Range of -7 V to 7 V
- Operate From Single 5-V Power Supply
- Glitch-Free Power-Up/Power-Down Protection
- Receiver 3-State Outputs Active-Low Enable for SN65C1167 and SN75C1167 Only
- Improved Replacements for the MC34050 and MC34051


description/ordering information

The SN65C1167, SN75C1167, SN65C1168, and SN75C1168 dual drivers and receivers are integrated circuits designed for balanced transmission lines. The devices meet TIA/EIA-422-B and ITU recommendation V.11.

SN65C1167 ... DB OR NS PACKAGE SN75C1167 ... DB, N, OR NS PACKAGE (TOP VIEW)



SN65C1168 ... N, NS, OR PW PACKAGE SN75C1168 ... DB, N, NS, OR PW PACKAGE (TOP VIEW)



ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP (N)	Tube	SN75C1167N	SN75C1167N
	SOP (NS)	Tape and reel	SN75C1167NSR	75C1167
	SSOP (DB)	Tape and reel	SN75C1167DBR	CA1167
000 to 7000	PDIP (N)	Tube	SN75C1168N	SN75C1168N
0°C to 70°C	SOP (NS)	Tape and reel	SN75C1168NSR	75C1168
	SSOP (DB)	Tape and reel	SN75C1168DBR	CA1168
	TCCOD (DW)	Tube	SN75C1168PW	CA4460
	TSSOP (PW)	Tape and reel	SN75C1168PWR	CA1168
	SOP (NS)	Tape and reel	SN65C1167NSR	65C1167
	SSOP (DB)	Tape and reel	SN65C1167DBR	CB1167
–40°C to 85°C	PDIP (N)	Tube	SN65C1168N	SN65C1168N
	SOP (NS)	Tape and reel	SN65C1168NSR	65C1168
	TSSOP (PW)	Tube	SN65C1168PW	CB1168
	1330F (FW)	Tape and reel	SN65C1168PWR	CD1100

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SN65C1167, SN75C1167, SN65C1168, SN75C1168 DUAL DIFFERENTIAL DRIVERS AND RECEIVERS

SLLS159E - MARCH 1993 - REVISED NOVEMBER 2003

description/ordering information (continued)

The SN65C1167 and SN75C1167 combine dual 3-state differential line drivers and 3-state differential line receivers, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, which can be connected together externally to function as direction control. The SN65C1168 and SN75C1168 drivers have individual active-high enables.

Function Tables

EACH DRIVER

INPUT	ENABLE	OUTF	PUTS
D	DE	Υ	Z
Н	Н	Н	L
L	Н	L	Н
Х	L	Z	Z


SN75C1167, EACH RECEIVER

DIFFERENTIAL INPUTS A – B	ENABLE RE	OUTPUT R
V _{ID} ≥ 0.2 V	L	Н
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	L	?
$V_{ID} \le -0.2 V$	L	L
X	Н	Z
Open	L	Н


H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)

logic diagram (positive logic)


SN65C1167/SN75C1167




SN65C1168, SN75C1168



schematics of inputs



schematics of outputs



SN65C1167, SN75C1167, SN65C1168, SN75C1168 DUAL DIFFERENTIAL DRIVERS AND RECEIVERS

SLLS159E - MARCH 1993 - REVISED NOVEMBER 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} (see Note 1)		–0.5 V to 7 V
Input voltage range, V _I		. -0.5 V to V _{CC} + 0.5 V
Input voltage range, V _I (A or B, Receiver)		–11 V to 14 V
Differential input voltage range, V _{ID} , Receiver (see No	te 2)	–14 V to 14 V
Output voltage range, V _O , Driver		–5 V to 7 V
Clamp current range, I _{IK} or I _{OK} , Driver		±20 mA
Output current range, I _O , Driver		
Supply current, I _{CC}		200 mA
GND current		
Output current range, I _O , Receiver		±25 mA
Operating virtual junction temperature		150°C
Package thermal impedance, θ_{JA} (see Notes 3 and 4):	DB package	82°C/W
•••	N package	67°C/W
	NS package	64°C/W
	PW package	108°C/W
Storage temperature range, T _{stq}		65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values except differential input voltage are with respect to the network GND.
 - 2. Differential input voltage is measured at the noninverting terminal with respect to the inverting terminal.
 - 3. Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) T_A)/\theta_{JA}$. Selecting the maximum of 150°C can affect reliability.
 - 4. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions

				MIN	NOM	MAX	UNIT
Vcc	V _{CC} Supply voltage			4.5	5	5.5	V
V _{IC}	Common-mode input voltage (see Note 5)	Receiver				±7	٧
V_{ID}	Differential input voltage	Receiver				±7	V
VIH	High-level input voltage	Except A, B		2			V
VIL	Low-level input voltage	Except A, B				8.0	V
	Receiver				-6	4	
ЮН	High-level output current	Driver				-20	mA
		Receiver				6	
IOL	Low-level output current	Driver				20	mA
т.	T _A Operating free-air temperature		SN75C1167, SN75C1168	0		70	°C
1A			SN65C1167, SN65C1168	-40		85	-0

NOTE 5: Refer to TIA/EIA-422-B for exact conditions.



DRIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP [†]	MAX	UNIT	
٧ıK	Input clamp voltage	$I_{I} = -18 \text{ mA}$					-1.5	V
Vон	High-level output voltage	V _{IH} = 2 V,	$V_{IL} = 0.8 V$,	$I_{OH} = -20 \text{ mA}$	2.4	3.4		V
VOL	Low-level output voltage	V _{IH} = 2 V,	$V_{IL} = 0.8 V$,	$I_{OL} = 20 \text{ mA}$		0.2	0.4	V
VOD1	Differential output voltage	IO = 0 mA			2		6	V
VOD2	Differential output voltage				2	3.1		V
Δ V _{OD}	Change in magnitude of differential output voltage					±0.4	V	
Voc	Common-mode output voltage	$R_L = 100 \Omega$	$R_L = 100 \Omega$, See Figure 1 and Note 5				±3	V
Δ VOC	Change in magnitude of common-mode output voltage						±0.4	V
	Output comment with manager (for a Net 20)	., .,	V _O = 6 V				100	μΑ
lO(OFF)	Output current with power off (see Note 3)	ACC = 0 A	$V_0 = -0.25 \text{ V}$				-100	μΑ
	High importance state output surrout	$V_0 = 2.5 \text{ V}$					20	^
loz	High-impedance-state output current	V _O = 5 V					-20	μΑ
lΗ	High-level input current	$V_I = V_{CC}$ or	V_{IH}				1	μΑ
I _{IL}	Low-level input current	$V_{I} = GND \text{ or } V_{IL}$				-1	μΑ	
los	Short-circuit output current	VO = VCC or	· GND,	See Note 6	-30		-150	mA
	Complete company (total management)	No load,	$V_I = V_{CC}$ or C	GND		4	6	Λ
Icc	Supply current (total package)	Enabled	$V_{I} = 2.4 \text{ or } 0.5$	V, See Note 7		5	9	mA
Ci	Input capacitance					6		pF

 $[\]uparrow$ All typical values are at V_{CC} = 5 V and T_A = 25°C.

NOTES: 5. Refer to TIA/EIA-422-B for exact conditions.

- 6. Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.
- 7. This parameter is measured per input, while the other inputs are at $V_{\hbox{CC}}$ or GND.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
tPHL	Propagation delay time, high- to low-level output	$R_1 = R_2 = 50 \Omega$	$R_3 = 500 \Omega$		7	12	ns
tPLH	Propagation delay time, low- to high-level output	$C_1 = C_2 = C_3 = 40 \text{ pF},$	S1 is open,		7	12	ns
tsk(p)	Pulse skew	See Figure 2			0.5	4	ns
t _r	Rise time	$R_1 = R_2 = 50 \Omega$,	$R_3 = 500 \Omega$		5	10	ns
t _f	Fall time	$C_1 = C_2 = C_3 = 40 \text{ pF}$, S1 is open, See Figure 3		5	10	ns	
^t PZH	Output enable time to high level	$R_1 = R_2 = 50 \Omega$,	$R_3 = 500 \Omega$, pF, S1 is closed,		10	19	ns
t _{PZL}	Output enable time to low level	$C_1 = C_2 = C_3 = 40 \text{ pF},$ See Figure 4	STIS Closed,		10	19	ns
^t PHZ	Output disable time from low level	$R_1 = R_2 = 50 \Omega$,	$R_3 = 500 \Omega$,		7	16	ns
t _{PLZ}	Output disable time from high level	$C_1 = C_2 = C_3 = 40 \text{ pF},$ See Figure 4	S1 is closed,		7	16	ns

 $[\]uparrow$ All typical values are at V_{CC} = 5 V and T_A = 25°C.



RECEIVER SECTION

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST C	ONDITIONS	MIN	TYP [†]	MAX	UNIT		
V _{IT+}	Positive-going input threshold vidifferential input	oltage,					0.2	٧	
VIT-	Negative-going input threshold differential input	voltage,			-0.2‡			V	
V _{hys}	Input hysteresis (V _{IT+} – V _{IT-})					60		mV	
٧ıK	Input clamp voltage, RE	SN75C1167	I _I = -18 mA				-1.5	V	
Vон	High-level output voltage		V _{ID} = 200 mV,	$I_{OH} = -6 \text{ mA}$	3.8	4.2		V	
VOL	Low-level output voltage		$V_{ID} = -200 \text{ mV},$	$I_{OL} = 6 \text{ mA}$		0.1	0.3	V	
loz	High-impedance-state output current	SN75C1167	V _O = V _{CC} or GND			±0.5	±5	μΑ	
			01	V _I = 10 V			1.5		
l _l	Line input current		Other input at 0 V	V _I = -10 V			-2.5	mA	
IĮ	Enable input current, RE	SN75C1167	$V_I = V_{CC}$ or GND				±1	μΑ	
rį	Input resistance		$V_{IC} = -7 V \text{ to } 7 V,$	Other input at 0 V	4	17		kΩ	
1					V _I = V _{CC} or GND		4	6	
ICC	Supply current (total package)		No load, Enabled	V _{IH} = 2.4 V or 0.5 V, See Note 5		5	9	mA	

[†] All typical values are at $V_{CC} = 5 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.

NOTE 5: Refer to TIA/EIA-422-B for exact conditions.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 8)

	PARAMETER		TEST CONDITIONS		TYP [†]	MAX	UNIT
^t PLH	Propagation delay time, low- to high-level output	Ca a 5:	_	9	17	27	ns
tPHL	Propagation delay time, high- to low-level output	See Figure	5	9	17	27	ns
tTLH	Transition time, low- to high-level output	.,	O		4	9	ns
tTHL	Transition time, high- to low-level output	V _{IC} = 0 V, See Figure 5			4	9	ns
tPZH	Output enable time to high level				13	22	ns
tPZL	Output enable time to low level	D 1 k/M	Soo Eiguro 6		13	22	ns
tPHZ	Output disable time from high level	R _L = 1 kW, See Figure 6			13	22	ns
tPLZ	Output disable time from low level				13	22	ns

[†] All typical values are at $V_{CC} = 5 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.

NOTE 8: Measured per input while the other inputs are at V_{CC} or GND



[‡] The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

PARAMETER MEASUREMENT INFORMATION






Figure 1. Driver Test Circuit, VOD and VOC



NOTES: A. C1, C2, and C3 include probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%, $t_{\Gamma} = t_{f} \le 6$ ns.

Figure 2. Driver Test Circuit and Voltage Waveforms




NOTES: A. C1, C2, and C3 include probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%, $t_{\Gamma} = t_{\tilde{f}} \le 6$ ns.

Figure 3. Driver Test Circuit and Voltage Waveforms


PARAMETER MEASUREMENT INFORMATION



NOTES: A. C1, C2, and C3 include probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%, $t_f = t_f \le 6$ ns.

Figure 4. Driver Test Circuit and Voltage Waveforms




NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR \leq 1 MHz, duty cycle = 50%, $t_f = t_f \leq$ 6 ns.

Figure 5. Receiver Test Circuit and Voltage Waveforms

SLLS159E - MARCH 1993 - REVISED NOVEMBER 2003

PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT VOLTAGE WAVEFORMS

NOTES: A. C_L includes probe and jig capacitance.


B. The pulse generator has the following characteristics: PRR \leq 1 MHz, duty cycle = 50%, t_Γ = $t_f \leq$ 6 ns.

Figure 6. Receiver Test Circuit and Voltage Waveforms

N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated