SLLS007D - JULY 1985 - REVISED APRIL 1998

<ul> <li>Meets or Exceeds the Requirements of ANSI Standard EIA/TIA-422-B and ITU</li> </ul>	D OR N PACKAGE (TOP VIEW)
Recommendation V.11	
<ul> <li>Designed to Operate up to 20 Mbaud</li> </ul>	1A [] 1 16 [] V <sub>CC</sub> 1Y [] 2 15 [] 4A
3-State TTL Compatible	1Y [] 2 15 [] 4A 1Z [] 3 14 [] 4Y
<ul> <li>Single 5-V Supply Operation</li> </ul>	G 🛛 4 13 🗍 4Z
<ul> <li>High Output Impedance in Power-Off</li> </ul>	2Z [] 5 12 ]] G
Condition	2Y 🛛 6 🛛 11 🗍 3Z
Complementary Output-Enable Inputs	2A 🛛 7 10 🗍 3Y
<ul> <li>Improved Replacement for the AM26LS31</li> </ul>	GND [ 8 9 ] 3A

#### description

The four differential line drivers are designed for data transmission over twisted-pair or parallel-wire transmission lines. They meet the requirements of ANSI Standard EIA/TIA-422-B and ITU Recommendations V.11 and are compatible with 3-state TTL circuits. Advanced low-power Schottky technology provides high speed without the usual power penalties. Standby supply current is typically only 26 mA, while typical propagation delay time is less than 10 ns.

High-impedance inputs maintain low input currents, less than 1  $\mu$ A for a high level and less than 100  $\mu$ A for a low level. Complementary output-enable inputs (G and  $\overline{G}$ ) allow these devices to be enabled at either a high input level or low input level. The SN75ALS192 is capable of data rates in excess of 20 Mbit/s and is designed to operate with the SN75ALS193 guadruple line receiver.

The SN75ALS192 is characterized for operation from 0°C to 70°C.

(each driver)								
INPUT	ENA	BLES	OUT	PUTS				
Α	G	G	Y	Z				
Н	Н	Х	Н	L				
L	н	Х	L	Н				
н	Х	L	Н	L				
L	Х	L	L	Н				
Х	L	Н	Z	Z				

**FUNCTION TABLE** 

# H = high level, L = low level, X = irrelevant,

Z = high impedance (off)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1998, Texas Instruments Incorporated


SLLS007D - JULY 1985 - REVISED APRIL 1998

### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


### logic diagram (positive logic)





SLLS007D - JULY 1985 - REVISED APRIL 1998

### schematics of inputs and outputs



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub> (see Note 1)	
Input voltage, V <sub>I</sub>	
Off-state output voltage	
Continuous total dissipation	See Dissipation Rating Table
Storage temperature range, T <sub>stg</sub> Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values except differential output voltage, VOD, are with respect to network ground terminal.

#### DISSIPATION RATING TABLE

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW	N/A
N	1150 mW	9.2 mW/°C	736 mW	N/A

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	V
High level input voltage, VIH	2			V
Low-level input voltage, VIL			0.8	V
High-level output current, IOH			-20	mA
Low-level output current, IOL			20	mA
Operating free-air temperature, T <sub>A</sub>	0		70	°C



SLLS007D - JULY 1985 - REVISED APRIL 1998

electrical characteristics	over	recommended	operating	free-air	temperature	range	(unless
otherwise noted)					•	•	

	PARAMETER	TEST	CONDITIONS <sup>†</sup>	MIN	TYP‡	MAX	UNIT
VIK	Input clamp voltage	$V_{CC} = MIN,$	l <sub>l</sub> = -18 mA			-1.5	V
VOH	High-level output voltage	$V_{CC} = MIN,$	I <sub>OH</sub> = -20 mA	2.5			V
VOL	Low-level output voltage	$V_{CC} = MIN,$	I <sub>OL</sub> = 20 mA			0.5	V
VO	Output voltage	$V_{CC} = MAX,$	IO = 0	0		6	V
VOD1	Differential output voltage	V <sub>CC</sub> = MIN,	IO = 0	1.5		6	V
IVOD2	Differential output voltage	R <sub>L</sub> = 100 Ω,	See Figure 1	1/2 V <sub>OD1</sub> 0	r 2§		V
$\Delta  V_{OD} $	Change in magnitude of differential output voltage¶	R <sub>L</sub> = 100 Ω,	See Figure 1			±0.2	V
Voc	Common-mode output voltage#	R <sub>L</sub> = 100 Ω,	See Figure 1			±3	V
$\Delta  V_{OC} $	Change in magnitude of common-mode output voltage <sup>¶</sup>	R <sub>L</sub> = 100 Ω,	See Figure 1			±0.2	V
10	Output ourrest with source off		V <sub>O</sub> = 6 V			100	
ю	Output current with power off	ACC = 0	V <sub>O</sub> = -0.25 V			-100	μA
107	Off-state (high-impedance state) output current		V <sub>O</sub> = 0.5 V			-20	
IOZ	On-state (high-impedance state) output current	V <sub>CC</sub> = MAX	V <sub>O</sub> = 2.5 V			20	μA
lj	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 7 V			100	μΑ
Ι <sub>Η</sub>	High-level input current	V <sub>CC</sub> = MAX,	VI = 2.7 V			20	μA
١ <sub>IL</sub>	Low-level input current	V <sub>CC</sub> = MAX,	VI = 0.4 V			-200	μA
IOS	Short-circuit output current	V <sub>CC</sub> = MAX		-30		-150	mA
ICC	Supply current (all drivers)	V <sub>CC</sub> = MAX,	All outputs disabled		26	45	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C. § The minimum V<sub>OD2</sub> with a 100- $\Omega$  load is either 1/2 V<sub>OD1</sub> or 2 V, whichever is greater.

 $||V_{OD}|$  and  $|V_{OC}|$  are the changes in magnitude of  $V_{OD}$  and  $V_{OC}$ , respectively, that occur when the input is changed from a high level to a low level. # In ANSI Standard EIA/TIA-422-B,  $V_{OC}$ , which is the average of the two output voltages with respect to ground, is called output offset voltage, VOS.

I Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.


### switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$ (see Figure 2)

PARAMETER TEST CONDITIONS			TIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	S1 and S2 open,	CL = 30 pF		6	13	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	S1 and S2 open,	CL = 30 pF		9	14	ns
	Output-to-output skew	S1 and S2 open,	CL = 30 pF		3	6	ns
<sup>t</sup> PZH	Output enable time to high level	S1 open and S2 closed			11	15	ns
<sup>t</sup> PZL	Output enable time to low level	S1 closed and S2 open			16	20	ns
<sup>t</sup> PHZ	Output disable time from high level	S1 open and S2 closed,	C <sub>L</sub> = 10 pF		8	15	ns
t <sub>PLZ</sub>	Output disable time from low level	S1 and S2 closed,	C <sub>L</sub> = 10 pF		18	20	ns




SLLS007D - JULY 1985 - REVISED APRIL 1998


### PARAMETER MEASUREMENT INFORMATION







VOLTAGE WAVEFORMS




#### **TEST CIRCUIT**

- NOTES: A. When measuring propagation delay times and skew, switches S1 and S2 are open.
  - B. Each enable is tested separately.
  - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - D. CL includes probe and jig capacitance.
  - E. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub>  $\approx$  50  $\Omega$ , t<sub>f</sub>  $\leq$  15 ns, and t<sub>f</sub>  $\leq$  6 ns.

#### Figure 2. Test Circuit and Voltage Waveforms



SLLS007D - JULY 1985 - REVISED APRIL 1998



**TYPICAL CHARACTERISTICS<sup>†</sup>** 




Figure 5


TE A: The A input is connected to V<sub>CC</sub> during the testing of the Y outputs and to ground during the testing of the Z outputs.

#### Figure 6



SLLS007D - JULY 1985 - REVISED APRIL 1998

### **TYPICAL CHARACTERISTICS<sup>†</sup>**



NOTE A: The A input is connected to V<sub>CC</sub> during the testing of the Y outputs and to ground during the testing of the Z outputs.


NOTE B: The A input is connected to GND during the testing of the Y outputs and to  $V_{CC}$  during the testing of the Z outputs.

Figure 7

Figure 8



SLLS007D - JULY 1985 - REVISED APRIL 1998



### **TYPICAL CHARACTERISTICS<sup>†</sup>**

NOTE A: The A input is connected to  $V_{CC}$  during the testing of the Y outputs and to ground during the testing of the Z outputs.

Figure 9


NOTE A: The A input is connected to  $V_{\mbox{CC}}$  during the testing of the Y outputs and to ground during the testing of the Z outputs.

Figure 10




SLLS007D - JULY 1985 - REVISED APRIL 1998

### **TYPICAL CHARACTERISTICS<sup>†</sup>**




NOTE A: The A input is connected to GND during the testing of the Y outputs and to  $V_{CC}$  during the testing of the Z outputs.

Figure 11



NOTE A: The A input is connected to GND during the testing of the Y outputs and to  $V_{CC}$  during the testing of the Z outputs.

#### Figure 12





SLLS007D - JULY 1985 - REVISED APRIL 1998




Figure 15



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated