SCBS706D – AUGUST 1997 – REVISED APRIL 1999

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> =  $25^{\circ}$ C
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Thin Very Small-Outline (DGV) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Ceramic (JT) DIPs


#### description

These bus transceivers and registers are designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

SN54LVTH652 ... JT OR W PACKAGE

SN74LVTH652... DB, DGV, DW, OR PW PACKAGE

#### SN54LVTH652 . . . FK PACKAGE (TOP VIEW)





The 'LVTH652 devices consist of bus-transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers.

Output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between real-time and stored data. A low input selects real-time data and a high input selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'LVTH652 devices.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SCBS706D - AUGUST 1997 - REVISED APRIL 1999

#### description (continued)

Data on the A or B data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs, regardless of the select- or enable-control pins. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input; therefore, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V<sub>CC</sub> is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor and OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

This device is fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN54LVTH652 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVTH652 is characterized for operation from -40°C to 85°C.

		INPU	TS			DAT	a I/o†	
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1–A8	B1–B8	OPERATION OR FUNCTION
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation
L	Н	$\uparrow$	$\uparrow$	Х	х	Input	Input	Store A and B data
Х	Н	$\uparrow$	H or L	Х	Х	Input	Unspecified <sup>‡</sup>	Store A, hold B
Н	Н	$\uparrow$	$\uparrow$	χ‡	х	Input	Output	Store A in both registers
L	Х	H or L	Ŷ	Х	Х	Unspecified <sup>‡</sup>	Input	Hold A, store B
L	L	$\uparrow$	$\uparrow$	Х	x‡	Output	Input	Store B in both registers
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Х	H or L	Х	н	Output	Input	Stored B data to A bus
Н	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
н	Н	H or L	Х	Н	Х	Input	Output	Stored A data to B bus
Н	L	H or L	H or L	Н	Н	Output	Output	Stored A data to B bus and stored B data to A bus

**FUNCTION TABLE** 


<sup>†</sup>The data-output functions can be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data-input functions always are enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.

<sup>‡</sup> Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered to load both registers.



SCBS706D - AUGUST 1997 - REVISED APRIL 1999




Pin numbers shown are for the DB, DGV, DW, JT, PW, and W packages.

Figure 1. Bus-Management Functions



SCBS706D - AUGUST 1997 - REVISED APRIL 1999


#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DGV, DW, JT, PW, and W packages.



# SN54LVTH652, SN74LVTH652 **3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS** WITH 3-STATE OUTPUTS SCBS706D – AUGUST 1997 – REVISED APRIL 1999



logic diagram (positive logic)

**To Seven Other Channels** 

Pin numbers shown are for the DB, DGV, DW, JT, PW, and W packages.



SCBS706D - AUGUST 1997 - REVISED APRIL 1999

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>		–0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1)		–0.5 V to 7 V
Voltage range applied to any output in the high	n-impedance	
or power-off state, V <sub>O</sub> (see Note 1)		–0.5 V to 7 V
Voltage range applied to any output in the high	state, $V_{O}$ (see Note 1)	–0.5 V to V <sub>CC</sub> + 0.5 V
Current into any output in the low state, IO: SN		
		128 mA
Current into any output in the high state, $I_{O}$ (se		
		64 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)		
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0)		
Package thermal impedance, $\theta_{JA}$ (see Note 3)		
		139°C/W
		120°C/W
Storage temperature range, T <sub>stg</sub>		
5 . 6 <i>b</i> olg		

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
- 3. The package thermal impedance is calculated in accordance with JESD 51.

#### recommended operating conditions (see Note 4)

			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2	W.	2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage			5.5		5.5	V
ЮН	High-level output current		6	-24		-32	mA
IOL	Low-level output current		na	48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	80	10		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		200		200		μs/V
Т <sub>А</sub>	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS706D - AUGUST 1997 - REVISED APRIL 1999

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST O	SN	54LVTH	652	SN	UNIT				
PAr	RAMEIER	TESTC	ONDITIONS	MIN	TYP†	MAX	MIN TYP†		MAX	UNIT	
V <sub>IK</sub>		V <sub>CC</sub> = 2.7 V,			-1.2			-1.2	V		
		V <sub>CC</sub> = 2.7 V to 3.6 V,	I <sub>OH</sub> = −100 μA	V <sub>CC</sub> –0	.2		V <sub>CC</sub> -0.	2			
		V <sub>CC</sub> = 2.7 V,	I <sub>OH</sub> =8 mA	2.4			2.4			V	
VOH		V <sub>CC</sub> = 3 V	I <sub>OH</sub> = -24 mA	2						V	
		vCC = 3 v	I <sub>OH</sub> = -32 mA				2				
			I <sub>OL</sub> = 100 μA			0.2			0.2		
		$V_{CC} = 2.7 V$	I <sub>OL</sub> = 24 mA			0.5			0.5		
Va			I <sub>OL</sub> = 16 mA			0.4	0.4			V	
VOL		$\lambda = 2 \lambda $	IOL = 32 mA			0.5			0.5	V	
		V <sub>CC</sub> = 3 V	I <sub>OL</sub> = 48 mA			0.55					
			IOL = 64 mA			Ņ			0.55		
	Control inputs	V <sub>CC</sub> = 3.6 V,	$V_I = V_{CC} \text{ or } GND$		ľ.	±1			±1		
	Control inputs	V <sub>CC</sub> = 0 or 3.6 V,	V <sub>I</sub> = 5.5 V		RE	10			10		
lj	A or B ports‡	V <sub>CC</sub> = 3.6 V	VI = 5.5 V		5	20		20 1		μA	
			$V_{I} = V_{CC}$		2	1					
			$V_{I} = 0$		5	-5			-5		
loff		$V_{CC} = 0,$	$V_{I}$ or $V_{O}$ = 0 to 4.5 V	9					±100	μA	
	A or B ports	V <sub>CC</sub> = 3 V	V <sub>I</sub> = 0.8 V	75			75				
II(hold)		vCC = 2 v	V <sub>1</sub> = 2 V	-75			-75			μA	
		V <sub>CC</sub> = 3.6 V§	$V_{I} = 0$ to 3.6 V								
I <sub>OZPU</sub>		$V_{CC} = 0$ to 1.5 V, $V_{O} = OE/OE = don't care$	0.5 to 3 V,			±100*			±100	μA	
IOZPD		$V_{CC} = 1.5 \text{ V to } 0, V_{O} = 0.5 \text{ to } 3 \text{ V},$ OE/OE = don't care				±100*			±100	μΑ	
lcc			Outputs high			0.19			0.19		
		$V_{CC} = 3.6 \text{ V}, I_O = 0,$ $V_I = V_{CC} \text{ or GND}$	Outputs low	5		5			mA		
			Outputs disabled		0.19		0.19				
∆I <sub>CC</sub> ¶		$V_{CC} = 3 V$ to 3.6 V, One Other inputs at $V_{CC}$ or			0.2			0.2	mA		
Ci		V <sub>I</sub> = 3 V or 0			4			4		pF	
Cio		V <sub>O</sub> = 3 V or 0			9			9		pF	

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.

<sup>‡</sup>Unused terminals at V<sub>CC</sub> or GND

§ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

 $^{\P}$  This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



#### SN54LVTH652, SN74LVTH652 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SCBS706D – AUGUST 1997 – REVISED APRIL 1999

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

				SN54LVTH652				SN74LVTH652				
				3.3 V 3 V	V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = ± 0.3	3.3 V 3 V	V <sub>CC</sub> =	2.7 V	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
fclock	Clock frequency	ck frequency		150		150		150		150	MHz	
tw	Pulse duration, CLK high or low	Pulse duration, CLK high or low			3.3		3.3		3.3		ns	
+	Setup time,	Data high	1.3	<u></u>	1.6		1.2		1.5			
t <sub>su</sub>	A or B before CLKAB↑ or CLKBA↑	Data low	1.9	5,5,	2.6		1.6		2.2		ns	
t <sub>h</sub>	Hold time, A or B after CLKAB <sup>↑</sup> or CLKBA <sup>↑</sup>				1.2		0.8		0.8		ns	

# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 2)


		TO (OUTPUT)		SN54L\	/TH652				UNIT					
PARAMETER	FROM (INPUT)			V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		CC = 3.3 ± 0.3 V		v v <sub>cc</sub>		2.7 V		
			MIN	MAX	MIN	MAX	MIN	түр†	MAX	MIN	MAX			
fmax			150		150		150			150		MHz		
<sup>t</sup> PLH	CLKBA or	A or B	1.7	5		5.9	1.8	3.1	4.7		5.6	ns		
<sup>t</sup> PHL	CLKAB	AOIB	1.7	5		5.9	1.8	3.1	4.7		5.6	115		
<sup>t</sup> PLH	A or B	B or A	1.2	3.7		4.3	1.3	2.3	3.5		4.1	ns		
<sup>t</sup> PHL		BOLA	1.2	3.7	M	4.3	1.3	2.4	3.5		4.1	115		
<sup>t</sup> PLH		A or B	1.4	5.2	N.	6.3	1.5	3.1	4.9		6	ns		
<sup>t</sup> PHL	SBA or SAB‡	AUB	1.4	5.2	4	6.3	1.5	3.4	4.9		6	115		
<sup>t</sup> PZH		А	1	5.4		6.7	1.1	2.9	5.2		6.5	ns		
<sup>t</sup> PZL	OEBA	A	1	5,4		6.7	1.1	3.1	5.2		6.5	115		
<sup>t</sup> PHZ	OEBA	А	2.2	5.9		6.5	2.3	3.5	5.5		6.1	ns		
<sup>t</sup> PLZ		OEBA	OEBA	OEBA	A	2.2	× 5.9		6.3	2.3	3.7	5.5		5.9
<sup>t</sup> PZH	OEAB	OEAR		В	1.2	4.9		5.9	1.3	3	4.7		5.7	ns
<sup>t</sup> PZL		В	1.2	4.9		5.9	1.3	3.3	4.7		5.7	115		
<sup>t</sup> PHZ	OEAB	В	1.4	5.8		7	1.5	3.6	5.6		6.7	ns		
<sup>t</sup> PLZ	ULAD	в	1.4	5.9		6.6	1.5	3.7	5.6		6.3	115		

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

<sup>‡</sup>These parameters are measured with the internal output state of the storage register opposite that of the bus input.



SCBS706D - AUGUST 1997 - REVISED APRIL 1999



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated