
SCBS749 – OCTOBER 2000

- Member of Texas Instruments' Widebus+™
 Family
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- I_{off} and Power-Up 3-State Support Hot Insertion
- Supports Unregulated Battery Operation Down to 2.7 V

- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

GKE PACKAGE (TOP VIEW)



terminal assignments

	1	2	3	4	5	6
Α	1Y2	1Y1	1OE	2OE	1A1	1A2
В	1Y4	1Y3	GND	GND	1A3	1A4
С	2Y2	2Y1	1V _{CC}	1V _{CC}	2A1	2A2
D	2Y2	2Y3	GND	GND	2A3	2A4
Е	3Y2	3Y1	GND	GND	3A1	3A2
F	3Y4	3Y3	1V _{CC}	1V _{CC}	3A3	3A4
G	4Y2	4Y1	GND	GND	4A1	4A2
Н	4Y3	4Y4	40E	3OE	4A4	4A3
J	5Y2	5Y1	5OE	6OE	5A1	5A2
K	5Y4	5Y3	GND	GND	5A3	5A4
L	6Y2	6Y1	2V _{CC}	2V _{CC}	6A1	6A2
M	6Y4	6Y3	GND	GND	6A3	6A4
N	7Y2	7Y1	GND	GND	7A1	7A2
Р	7Y4	7Y3	2V _{CC}	2V _{CC}	7A3	7A4
R	8Y2	8Y1	GND	GND	8A1	8A2
Т	8Y3	8Y4	8OE	7OE	8A4	8A3

description

The SN74LVTH32244 is a 32-bit buffer and line driver designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. This device can be used as eight 4-bit buffers, four 8-bit buffers, two 16-bit buffers, or one 32-bit buffer. The device provides true outputs and has symmetrical active-low output-enable (\overline{OE}) inputs. It is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

When V_{CC} is between 0 and 1.5-V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5-V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus+ is a trademark of Texas Instruments.



SN74LVTH32244 3.3-V ABT 32-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCBS749 - OCTOBER 2000

description (continued)

This device is fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 85°C	LFBGA – GKE Tape and reel		SN74LVTH32244GKER	HV244	


[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE (each 4-bit buffer/driver)

INP	JTS	OUTPUT
ŌE A		Y
L	Н	Н
L	L	L
Н	X	Z



logic diagram (positive logic)





SN74LVTH32244 3.3-V ABT 32-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCBS749 - OCTOBER 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high-impedance	
or power-off state, V _O (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state, VO (see Note 1)	0.5 V to V _{CC} + 0.5 V
Current into any output in the low state, I _O	128 mA
Current into any output in the high state, I _O (see Note 2)	64 mA
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ _{JA} (see Note 3)	40°C/W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

 - 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.

 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

				MIN	MAX	UNIT
Vcc	Supply voltage			2.7	3.6	V
VIH	High-level input voltage	t voltage				V
V _{IL}	Low-level input voltage				0.8	V
٧ _I	Input voltage				5.5	V
loh	High-level output current				-32	mA
loL	Low-level output current				64	mA
Δt/Δν	Input transition rise or fall rate Outputs enabled			10	ns/V	
Δt/ΔV _{CC}	Power-up ramp rate		·	200		μs/V
T _A	Operating free-air temperature			-40	85	°C

NOTE 4: All unused control inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS749 - OCTOBER 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST	TEST CONDITIONS			UNIT	
VIK		$V_{CC} = 2.7 \text{ V},$	I _I = -18 mA		-1.2	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I _{OH} = -100 μA	V _{CC} -0.2			
Vон		$V_{CC} = 2.7 \text{ V},$	I _{OH} = -8 mA	2.4		V	
		$V_{CC} = 3 V$,	$I_{OH} = -32 \text{ mA}$	2			
		V00 = 2.7.V	I _{OL} = 100 μA		0.2		
		V _{CC} = 2.7 V	$I_{OL} = 24 \text{ mA}$		0.5		
VOL			$I_{OL} = 16 \text{ mA}$		0.4	V	
	V _{IK}	V _{CC} = 3 V	$I_{OL} = 32 \text{ mA}$		0.5		
11		$I_{OL} = 64 \text{ mA}$		0.55			
		$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V _I = 5.5 V		10		
۱.,	Control inputs	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND		±1	μΑ	
	Data innuta	V _{CC} = 3.6 V	VI = VCC		1	μΑ	
	Data inputs	VCC = 3.0 V	V _I = 0		- 5		
l _{off}		$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V		±100	μΑ	
	Data inputs	V _{CC} = 3 V	V _I = 0.8 V	75			
I _{I(hold)}			V _I = 2 V	–75		μΑ	
		$V_{CC} = 3.6 V^{\ddagger}$,	V _I = 0 to 3.6 V		±500		
lozh		$V_{CC} = 3.6 \text{ V},$	V _O = 3 V		5	μΑ	
lozL		$V_{CC} = 3.6 \text{ V},$	$V_0 = 0.5 V$		- 5	μΑ	
lozpu		$V_{CC} = 0 \text{ to } 1.5 \text{ V}, V_{O} = 0.$	$V_{CC} = 0$ to 1.5 V, $V_O = 0.5$ V to 3 V, $\overline{OE} = don't$ care		±100	μΑ	
lozpd		$V_{CC} = 1.5 \text{ V to } 0, V_{O} = 0$	$V_{CC} = 1.5 \text{ V to } 0, V_{O} = 0.5 \text{ V to } 3 \text{ V}, \overline{OE} = \text{don't care}$		±100	μΑ	
			Outputs high		0.38		
ICC		$V_{CC} = 3.6 \text{ V}, I_{O} = 0,$	Outputs low		10	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled		0.38	1 1	
ΔlCC [§]		$V_{CC} = 3 \text{ V to } 3.6 \text{ V, One i}$ Other inputs at V_{CC} or Gl			0.2	mA	
Ci		V _I = 3 V or 0			4	pF	
Co		V _O = 3 V or 0			9	pF	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

[§] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SN74LVTH32244 3.3-V ABT 32-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCBS749 - OCTOBER 2000


switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT
			MIN	TYP†	MAX	MIN	MAX	
^t PLH	A	Υ	1.2	2.3	3.2		3.7	ns
^t PHL			1.2	2	3.2		3.7	
^t PZH	ŌĒ	Y	1.2	2.6	4		5	ns
tPZL			1.2	2.7	4		5	115
^t PHZ	ŌĒ	V	2.2	3.3	4.5		5	20
t _{PLZ}			2	3.1	4.2		4.4	ns
tsk(o)					0.5			ns

 $[\]dagger$ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



PARAMETER MEASUREMENT INFORMATION




NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \ \Omega$, $t_f \leq 2.5 \ ns$, $t_f \leq 2.5 \ ns$.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

GKE (R-PBGA-N96)

PLASTIC BALL GRID ARRAY



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. MicroStar BGA™ configuration
 - D. Falls within JEDEC MO-205 variation CC.
 - E. This package is tin-lead (SnPb). Refer to the 96 ZKE package (drawing 4204493) for lead-free.

MicroStar BGA is a trademark of Texas Instruments.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated