
SCBS701D - JULY 1997 - REVISED APRIL 1999

- Members of the Texas Instruments

  Widebus™ Family
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
- UBT<sup>™</sup> (Universal Bus Transceiver)
   Combines D-Type Latches and D-Type
   Flip-Flops for Operation in Transparent,
   Latched, or Clocked Mode
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

#### SN54LVTH16500 . . . WD PACKAGE SN74LVTH16500 . . . DGG OR DL PACKAGE (TOP VIEW)



#### description

The 'LVTH16500 devices are 18-bit universal bus transceivers designed for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the high-to-low transition of CLKAB. Output-enable OEAB is active high. When OEAB is high, the B-port outputs are active. When OEAB is low, the B-port outputs are in the high-impedance state.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and UBT are trademarks of Texas Instruments Incorporated.

SCBS701D - JULY 1997 - REVISED APRIL 1999

#### description (continued)

Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, and CLKBA. The output enables are complementary (OEAB is active high and OEBA is active low).

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V<sub>CC</sub> is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, OE should be tied to V<sub>CC</sub> through a pullup resistor and OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

These devices are fully specified for hot-insertion applications using I<sub>off</sub> and power-up 3-state. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN54LVTH16500 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVTH16500 is characterized for operation from -40°C to 85°C.

#### **FUNCTION TABLE**†


	INPUTS								
OEAB	LEAB	CLKAB	Α	В					
L	Х	Х	Х	Z					
Н	Н	Χ	L	L					
Н	Н	Χ	Н	Н					
Н	L	$\downarrow$	L	L					
Н	L	$\downarrow$	Н	Н					
Н	L	Н	Χ	B <sub>0</sub> ‡					
Н	L	L	Χ	в <sub>0</sub> §					

<sup>&</sup>lt;sup>†</sup> A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.

<sup>‡</sup>Output level before the indicated steady-state input conditions were established

<sup>§</sup> Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low


# logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SCBS701D - JULY 1997 - REVISED APRIL 1999

### logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V <sub>CC</sub>	
Input voltage range, V <sub>I</sub> (see Note 1)	
Voltage range applied to any output in the high-impedance	
or power-off state, V <sub>O</sub> (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state, V <sub>O</sub> (see Note 1)	
Current into any output in the low state, IO: SN54LVTH16500	96 mA
SN74LVTH16500	128 mA
Current into any output in the high state, I <sub>O</sub> (see Note 2): SN54LVTH16500	48 mA
SN74LVTH16500	64 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T <sub>stq</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

  - This current flows only when the output is in the high state and V<sub>O</sub> > V<sub>CC</sub>.
     The package thermal impedance is calculated in accordance with JESD 51.



SCBS701D - JULY 1997 - REVISED APRIL 1999

## recommended operating conditions (see Note 4)

		SN54LVTI	116500	SN74LVTI	UNIT		
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	2.7	3.6	2.7	3.6	V	
VIH	High-level input voltage	2	2	2		V	
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V	
VI	Input voltage	4	5.5		5.5	V	
ІОН	High-level output current		1	-24		-32	mA
loL	Low-level output current		2	48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	30/	10		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		200		200		μs/V
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCBS701D - JULY 1997 - REVISED APRIL 1999

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			4LVTH16	5500	SN7	UNIT					
PAR	KAMETER	lesi co	DNDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNII			
VIK		$V_{CC} = 2.7 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2			-1.2	V			
VOH		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0	.2		VCC-0	.2		V			
		$V_{CC} = 2.7 \text{ V},$	$I_{OH} = -8 \text{ mA}$	2.4			2.4						
		V <sub>CC</sub> = 3 V	I <sub>OH</sub> = -24 mA	2						V			
		ACC = 2 A	$I_{OH} = -32 \text{ mA}$				2						
		V <sub>CC</sub> = 2.7 V	I <sub>OL</sub> = 100 μA			0.2			0.2				
		VCC = 2.7 V	I <sub>OL</sub> = 24 mA			0.5			0.5				
1/0			I <sub>OL</sub> = 16 mA			0.4			0.4	V			
VOL		V <sub>CC</sub> = 3 V	I <sub>OL</sub> = 32 mA			0.5		0.5		V			
		ACC = 2 A	I <sub>OL</sub> = 48 mA			0.55							
			I <sub>OL</sub> = 64 mA						0.55				
	Control inputs	V <sub>CC</sub> = 3.6 V,	$V_I = V_{CC}$ or GND			±1			±1				
	Control inputs	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V <sub>I</sub> = 5.5 V			10			10				
lı	A or B ports‡	V <sub>CC</sub> = 3.6 V	V <sub>I</sub> = 5.5 V		J. J	20			μΑ				
			VI = VCC	1			1						
			V <sub>I</sub> = 0		S	-5			<b>-</b> 5	5			
I <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 4.5 $V$		9				±100	μΑ			
		V <sub>CC</sub> = 3 V	V <sub>I</sub> = 0.8 V	75	7		75						
l <sub>l(hold)</sub>	A or B ports	VCC = 3 V	V <sub>I</sub> = 2 V	<b>-75</b>			<b>–</b> 75			μΑ			
		V <sub>CC</sub> = 3.6 V§,	$V_{I} = 0 \text{ to } 3.6 \text{ V}$						±500				
lozpu		$\frac{V_{CC}}{OE/OE} = 0$ to 1.5 V, $V_{O} = \frac{OE}{OE}$	0.5 V to 3 V,			±100*			±100	μΑ			
lozpd		$\frac{V_{CC}}{OE/OE} = 1.5 \text{ V to } 0, V_{O} = 0$	0.5 V to 3 V,			±100*			±100	μА			
		V <sub>CC</sub> = 3.6 V,	Outputs high			0.19			0.19				
Icc	$I_{O} = 0$ ,	Outputs low			5			5	mA				
		$V_I = V_{CC}$ or GND	Outputs disabled			0.19							
		V <sub>CC</sub> = 3 V to 3.6 V, One Other inputs at V <sub>CC</sub> or 0				0.2			0.2	mA			
Ci		V <sub>I</sub> = 3 V or 0			4			4		pF			
C <sub>io</sub>		$V_O = 3 V \text{ or } 0$			10			10		pF			

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.



 $<sup>^{\</sup>dagger}$  All typical values are at VCC = 3.3 V, TA = 25°C.  $^{\ddagger}$  Unused pins at VCC or GND

<sup>§</sup> This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

<sup>¶</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

SCBS701D - JULY 1997 - REVISED APRIL 1999

# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			SN54LVTH16500				SN74LVTH16500					
				V <sub>CC</sub> = 3.3 V ± 0.3 V V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		UNIT		
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	f <sub>clock</sub> Clock frequency			150		150		150		150	MHz	
Ţ.	t <sub>w</sub> Pulse duration	LE high		3.3		3.3		3.3		3.3		200
t <sub>w</sub>	Puise duration	CLK high or low		3.3		3.3		3.3		3.3		ns
		A before CLKAB↓		3.1		3.1		2.9		2.9		
<b>.</b>	l	B before CLKBA↓		3.1		3.1		2.9		2.9		
t <sub>su</sub>	Setup time	A or B before LE↓	CLK high	1.5	25	0.6		1.4		0.5		ns
			CLK low	3.1	00	2.5		2.9		2.3		
t. Hold ti-	Hold time	A or B after CLK↓		0.4	Q"	0.4		0.4		0.4		no
th	noid time	A or B after LE↓		1.7		1.7		1.6		1.6		ns


# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

			SN54LVTH16500										
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 3.3 V ± 0.3 V V <sub>CC</sub> = 2.7		2.7 V	V <sub>CC</sub> = 3.3 V ± 0.3 V			V <sub>CC</sub> = 2.7 V		UNIT		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX		
f <sub>max</sub>			150		150		150			150		MHz	
<sup>t</sup> PLH	B or A	A or B	1.2	3.9		4.1	1.3	2.8	3.7		4	ns	
<sup>t</sup> PHL		AOIB	1.2	3.9	4	4.1	1.3	2.6	3.7		4	115	
<sup>t</sup> PLH	LEBA or LEAB	A or B	1.4	5.5	Y <sub>IA</sub>	5.9	1.5	3.8	5.1		5.7	ns	
t <sub>PHL</sub>	LEDA OI LEAD		1.4	5.5	74	5.9	1.5	3.8	5.1		5.7	115	
<sup>t</sup> PLH	CLKBA or	A or B	1.2	5.3		6.1	1.3	3.6	5		5.9	ns	
<sup>t</sup> PHL	CLKAB	AOIB	1.2	5.3		6.1	1.3	3.5	5		5.9	115	
<sup>t</sup> PZH	<u> </u>	A or B	1.2	5.1		5.8	1.3	3.6	4.8		5.5	ns	
<sup>t</sup> PZL	OEBA or OEAB	OEBA or OEAB	AOID	1.2	5.1		5.8	1.3	3.6	4.8		5.5	119
<sup>t</sup> PHZ	OEBA or OEAB	A or B	1.6	6.1		6.6	1.7	4.5	5.8		6.3	ns	
<sup>t</sup> PLZ	OLDA OI OEAD	AUIB	1.6	6.1		6.6	1.7	4.1	5.8		6.3	115	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

SCBS701D - JULY 1997 - REVISED APRIL 1999

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f \leq$  2.5 ns.  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated