


# SN74LS228

## 16 × 4 SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY WITH OPEN-COLLECTOR OUTPUTS

SDLS024 – JANUARY 1991 – REVISED SEPTEMBER 1993

- Independent Synchronous Inputs and Outputs
- 16 Words by 4 Bits
- Data Rates From 0 to 10 MHz
- Fall-Through Time . . . 50 ns Typ
- Data Terminals Arranged for Printed-Circuit-Board Layout
- Expandable Using External Gating
- Packaged in Standard Plastic 300-mil DIPs



### description

This 64-bit memory is a low-power Schottky memory array organized as 16 words by 4 bits. It can be expanded in multiples of  $15m + 1$  words or  $4n$  bits, or both (where  $n$  is the number of packages in the vertical array and  $m$  is the number of packages in the horizontal array), however some external gating is required (see Figure 1). For longer words using the SN74LS228, the IR signals of the first-rank packages and OR signals of the last-rank packages must be ANDed for proper synchronization.

A first-in, first-out (FIFO) memory is a storage device that allows data to be written into and read from its array at independent data rates. These FIFOs are designed to process data at rates from 0 to 10 MHz in a bit-parallel format, word by word.

Data is written into memory on a low-to-high transition at the load-clock (LDCK) input and is read out on a low-to-high transition at the unload-clock (UNCK) input. The memory is full when the number of words clocked in exceeds by 16 the number of words clocked out. When the memory is full, LDCK signals have no effect on the data residing in memory. When the memory is empty, UNCK signals have no effect.

Status of the FIFO memory is monitored by the input-ready (IR) and output-ready (OR) flags that indicate not-full and not-empty conditions. IR is high only when the memory is not full and the LDCK is low. OR is high only when the memory is not empty and UNCK is high.

A low level on the clear ( $\overline{\text{CLR}}$ ) input resets the internal stack-control pointers and also sets IR high and OR low to indicate that old data remaining at the data outputs is invalid. Data outputs are noninverting with respect to the data inputs and are at high impedance when the output-enable (OE) input is low. OE does not affect the IR and OR outputs.


The SN74LS228 is characterized for operation from 0°C to 70°C.

# SN74LS228

## 16 × 4 SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY WITH OPEN-COLLECTOR OUTPUTS

SDLS024 – JANUARY 1991 – REVISED SEPTEMBER 1993

### logic symbol†




† This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12. This symbol is functionally accurate but does not show the details of implementation; for these, see the logic diagram. The symbol represents the memory as if it were controlled by a single counter whose content is the number of words stored at the time. Output data is invalid when the counter content (CT) is 0.


**SN74LS228**  
**16 × 4 SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY**  
**WITH OPEN-COLLECTOR OUTPUTS**

SDLS024 – JANUARY 1991 – REVISED SEPTEMBER 1993


logic diagram (positive logic)



schematics of inputs and outputs



**timing diagram**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage, $V_I$	7 V
Off-state output voltage, $V_O$	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

# SN74LS228

## 16 × 4 SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY WITH OPEN-COLLECTOR OUTPUTS

SDLS024 – JANUARY 1991 – REVISED SEPTEMBER 1993

### recommended operating conditions (see Note 2)

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.75	5	5.25	V
V <sub>IH</sub>	High-level input voltage	2			V
V <sub>IL</sub>	Low-level input voltage			0.8	V
V <sub>OH</sub>	High-level output voltage			5.5	V
I <sub>OH</sub>	High-level output current			-0.4	mA
I <sub>OL</sub>	Low-level output current	Q outputs		24	mA
		IR, OR		8	
t <sub>w</sub>	Pulse duration	LDCK high		60	ns
		LDCK low		15	
		UNCK low		30	
		UNCK high		30	
		CLR low		20	
t <sub>su</sub>	Setup time	Data to LDCK↓		50	ns
		LDCK↓ before UNCK↓		50	
		UNCK↑ before LDCK↑		50	
t <sub>h</sub>	Hold time	Data from LDCK↓		0	ns
T <sub>A</sub>	Operating free-air temperature	0		70	°C

NOTE 2: To ensure proper operation of this high-speed FIFO device, it is necessary to provide a clean signal to the LDCK and UNCK clock inputs. Any excessive noise or glitching on the clock inputs that violates the V<sub>IL</sub>, V<sub>IH</sub>, or minimum pulse duration limits can cause a false clock or improper operation of the internal read and write pointers.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V <sub>IK</sub>		V <sub>CC</sub> = 4.75 V,	I <sub>I</sub> = -18 mA			-1.5	V
I <sub>OH</sub>	Q outputs	V <sub>CC</sub> = 4.75 V,	V <sub>OH</sub> = 5.5 V			0.1	mA
V <sub>OH</sub>	IR, OR	V <sub>CC</sub> = 4.75 V,	I <sub>OH</sub> = -0.4 mA	2.7	3.4		V
V <sub>OL</sub>	Q outputs	V <sub>CC</sub> = 4.75 V	I <sub>OL</sub> = 12 mA		0.25	0.4	V
			I <sub>OL</sub> = 24 mA		0.35	0.5	
	IR, OR	V <sub>CC</sub> = 4.75 V	I <sub>OL</sub> = 4 mA		0.25	0.4	
			I <sub>OL</sub> = 8 mA		0.35	0.5	
I <sub>OZH</sub>	Q outputs	V <sub>CC</sub> = 5.25 V,	V <sub>O</sub> = 2.7 V			20	μA
I <sub>OZL</sub>	Q outputs	V <sub>CC</sub> = 5.25 V,	V <sub>O</sub> = 0.4 V			-20	μA
I <sub>I</sub>		V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 7 V			0.1	mA
I <sub>IH</sub>		V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 2.7 V			20	μA
I <sub>IL</sub>		V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 0.4 V			-0.4	mA
I <sub>OS‡</sub>	IR, OR	V <sub>CC</sub> = 5.25 V		-20		-100	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.25 V		Outputs high		84	135	mA
			Outputs low		87	155	
			Outputs disabled		89	155	

† All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

‡ Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.



**SN74LS228**  
**16 × 4 SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY**  
**WITH OPEN-COLLECTOR OUTPUTS**


SDLS024 – JANUARY 1991 – REVISED SEPTEMBER 1993

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$  (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	TYP	MAX	UNIT
$t_{PLH}$	IRE $\uparrow$	IR	$R_L = 2\text{ k}\Omega$ , $C_L = 15\text{ pF}$	N/A	N/A	ns
$t_{PHL}$	IRE $\downarrow$			N/A	N/A	
$t_{PLH}$	ORE $\uparrow$	OR		N/A	N/A	ns
$t_{PHL}$	ORE $\downarrow$			N/A	N/A	
$t_{PLH}$	LDCK $\downarrow$	IR		25	40	ns
$t_{PHL}$	LDCK $\uparrow$			36	50	
$t_{PLH}$	LDCK $\downarrow$	OR		48	70	ns
$t_{PLH}$	UNCK $\uparrow$	OR		29	45	ns
$t_{PHL}$	UNCK $\downarrow$			28	45	
$t_{PLH}$	UNCK $\uparrow$	IR		49	70	ns
$t_{PLH}$	CLR $\downarrow$	IR		36	55	ns
$t_{PHL}$		OR		25	40	
$t_{PHL}$	LDCK $\downarrow$	Q		34	50	ns
$t_{PLH}$	UNCK $\uparrow$	Q		54	80	ns
$t_{PHL}$			45	70		
$t_{PLH}$	OE $\downarrow$	Q	21	30	ns	
$t_{PHL}$	OE $\uparrow$		20	35		

NOTE 3: Load circuit and voltage waveforms are shown in Section 1 of the 1988 *TTL Logic Data Book*, literature #SDLD001A.

APPLICATION INFORMATION



**10 ns** = Noninverting delay ≥ 10 ns (e.g., two stages of 'LS04), two places.

Figure 1. 48-Word by 16-Bit Expansion Using 'LS227



**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74LS228N	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
		Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
		Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265