SCDS006K - NOVEMBER 1992 - REVISED MAY 1998

- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input Levels
- Package Options Include Plastic Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV), 300-mil Shrink Small-Outline (DL), and 380-mil Fine-Pitch Ceramic Flat (WD) Packages


### description

The SN54CBT16209 and SN74CBT16209A devices provide 18 bits of high-speed TTL-compatible bus switching or exchanging. The low on-state resistance of the switches allows connections to be made with minimal propagation delay.

The devices operate as an 18-bit bus switch or a 9-bit bus exchanger, which provides data exchanging between the four signal ports via the data-select (S0, S1, S2) terminals.

The SN54CBT16209 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74CBT16209A is characterized for operation from -40°C to 85°C.

### SN54CBT16209 . . . WD PACKAGE SN74CBT16209A . . . DGG, DGV, OR DL PACKAGE (TOP VIEW)



#### **FUNCTION TABLE**


INPUTS			INPUTS/	OUTPUTS	FUNCTION
S2	S1	S0	A1	A2	FUNCTION
L	L	L	Z	Z	Disconnect
L	L	Н	B1	Z	A1 port = B1 port
L	Н	L	B2	Z	A1 port = B2 port
L	Н	Н	Z	B1	A2 port = B1 port
Н	L	L	Z	B2	A2 port = B2 port
Н	L	Н	Z	Z	Disconnect
Н	Н	L	B1	B2	A1 port = B1 port A2 port = B2 port
Н	Н	Н	B2	B1	A1 port = B2 port A2 port = B1 port



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# logic diagram (positive logic)





SCDS006K - NOVEMBER 1992 - REVISED MAY 1998

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		-0.5	$\mbox{V}$ to 7 $\mbox{V}$
Input voltage range, V <sub>I</sub> (see Note 1)		-0.5	$\mbox{V}$ to 7 $\mbox{V}$
Continuous channel current			128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)			-50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2	): DGG package		89°C/W
	DGV package		93°C/W
	DL package		94°C/W
Storage temperature range, T <sub>sto</sub>		-65°C f	to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## recommended operating conditions (see Note 3)

				SN74CBT1	UNIT	
		MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage	4	5.5	4	5.5	V
VIH	High-level control input voltage	2		2		V
V <sub>IL</sub>	Low-level control input voltage		0.8		0.8	V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			MIN	TYP‡	MAX	UNIT		
VIK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$				-1.2	V
l <sub>l</sub>		$V_{CC} = 0$ ,	V <sub>I</sub> = 5.5 V				10	μΑ
		$V_{CC} = 5.5 \text{ V},$	$V_I = 5.5 \text{ V or GND}$				±1	μΑ
lcc		V <sub>CC</sub> = 5.5 V,	$I_{O} = 0,$	$V_I = V_{CC}$ or GND			3	μΑ
∆lcc§	Control inputs	V <sub>CC</sub> = 5.5 V,	One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND				2.5	mA
Ci	Control inputs	V <sub>I</sub> = 3 V or 0				4		pF
C <sub>io(OFF)</sub>		$V_0 = 3 \text{ V or } 0,$	S0, S1, or S2 = V <sub>CC</sub>			7.5		pF
r <sub>on</sub> ¶		$V_{CC} = 4 \text{ V},$ TYP at $V_{CC} = 4 \text{ V}$	V <sub>I</sub> = 2.4 V,	I <sub>I</sub> = 15 mA				
			V <sub>I</sub> = 0	I <sub>I</sub> = 64 mA		4	8	Ω
		V <sub>CC</sub> = 4.5 V	v  = 0	I <sub>I</sub> = 30 mA		4	8	
			V <sub>I</sub> = 2.4 V,	I <sub>I</sub> = 15 mA		6	15	

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$  (unless otherwise noted),  $T_A = 25^{\circ}\text{C}$ .



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>2.</sup> The package thermal impedance is calculated in accordance with JESD 51.

<sup>§</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

SCDS006K - NOVEMBER 1992 - REVISED MAY 1998

# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

		TO (OUTPUT)	SN54CBT16209				SN74CBT16209A				
PARAMETER	FROM (INPUT)		V <sub>CC</sub> = 4 V		V <sub>CC</sub> = 5 V ± 0.5 V		V <sub>CC</sub> = 4 V		V <sub>CC</sub> = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub> †	A or B	B or A				0.8*		0.35		0.25	ns
<sup>t</sup> pd	S	A or B		14	2	13.1		9.9	1.5	9	ns
t <sub>en</sub>	S	A or B		16	1.7	15.3		10.3	1.5	9.8	ns
<sup>t</sup> dis	S	A or B		14.5	1	13.2		9.3	1.5	8.8	ns

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

#### PARAMETER MEASUREMENT INFORMATION **TEST** S1 Open **500** Ω Open tpd From Output 7 V **Under Test** tPLZ/tPZL GND tPHZ/tPZH Open $C_L = 50 pF$ 500 $\Omega$ (see Note A) Output 3 V Control 1.5 V 1.5 V (low-level LOAD CIRCUIT enabling) n v tpzl -<sup>t</sup>PLZ Output 3.5 V Waveform 1 Input S1 at 7 V V<sub>OL</sub> + 0.3 V 1.5 V 1.5 V (see Note B) $v_{OL}$ <sup>t</sup>PHZ → **tPLH tPHL** <sup>t</sup>PZH → Output VOH Waveform 2 ۷он V<sub>OH</sub> - 0.3 V 1.5 V Output 1.5 V S1 at Open n v (see Note B) **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES**

NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_r \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



<sup>†</sup> The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated