
#### SN54ABTH162245, SN74ABTH162245 **16-BIT BUS TRANSCEIVERS** WITH 3-STATE OUTPUTS

SCBS712A - FEBRUARY 1998 - REVISED APRIL 1999

- **Members of the Texas Instruments** Widebus™ Family
- A-Port Outputs Have Equivalent 25- $\Omega$ Series Resistors, So No External Resistors Are Required
- State-of-the-Art *EPIC-IIB™* BiCMOS Design **Significantly Reduces Power Dissipation**
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$
- Distributed V<sub>CC</sub> and GND Pin Configuration **Minimizes High-Speed Switching Noise**
- Flow-Through Architecture Optimizes PCB Layout
- Bus Hold on Data Inputs Eliminates the **Need for External Pullup/Pulldown** Resistors
- Latch-Up Performance Exceeds 500 mA Per **JESD 17**
- **ESD Protection Exceeds 2000 V Per** MIL-STD-833, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- **Package Options Include Plastic Thin** Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV), and Shrink Small-Outline (DL) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package **Using 25-mil Center-to-Center Spacings**

#### SN54ABTH162245 . . . WD PACKAGE SN74ABTH162245 . . . DGG, DGV, OR DL PACKAGE (TOP VIEW)



#### description

The 'ABTH162245 devices are 16-bit noninverting 3-state transceivers designed for synchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses are effectively

The A-port outputs, which are designed to source or sink up to 12 mA, include equivalent  $25-\Omega$  series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABTH162245 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABTH162245 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.




SCBS712A - FEBRUARY 1998 - REVISED APRIL 1999

# FUNCTION TABLE (each 8-bit section)

| INPUTS |     |                 |  |  |  |  |  |
|--------|-----|-----------------|--|--|--|--|--|
| ŌĒ     | DIR | OPERATION       |  |  |  |  |  |
| L      | L   | B data to A bus |  |  |  |  |  |
| L      | Н   | A data to B bus |  |  |  |  |  |
| Н      | X   | Isolation       |  |  |  |  |  |


## logic symbol†




<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



#### logic diagram (positive logic)





To Seven Other Channels

To Seven Other Channels

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage range, V <sub>CC</sub> –0.5 V                           | to 7 V |
|--|--------|
| Input voltage range, V <sub>I</sub> (except I/O ports) (see Note 1)    |        |
| Voltage range applied to any output in the high or power-off state, VO | 5.5 V  |
| Current into any output in the low state, IO: SN54ABTH162245 (B port)  | 96 mA  |
| SN74ABTH162245 (B port)  | 28 mA  |
| SN54/74ABTH162245 (A port)   | 30 mA  |
| Input clamp current, $I_{ K }(V_{ C } < 0)$                            | 18 mA  |
| Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)5            | 50 mA  |
| Package thermal impedance, $\theta_{JA}$ (see Note 2): DGG package     | 9°C/W  |
| DGV package  | 3°C/W  |
| DL package 94  | 4°C/W  |
| Storage temperature range, T <sub>stg</sub> –65°C to <sup>2</sup>      | 150°C  |

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.



### SN54ABTH162245, SN74ABTH162245 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS712A - FEBRUARY 1998 - REVISED APRIL 1999

#### recommended operating conditions (see Note 3)

|                 |                                    |                 | SN54ABTH1622 |      |     | 5 SN74ABTH162245 |      |  |
|-----------------|------------------------------------|-----------------|--------------|------|-----|------------------|------|--|
|                 |                                    |                 | MIN          | MAX  | MIN | MAX              | UNIT |  |
| VCC             | Supply voltage                     |                 |              | 5.5  | 4.5 | 5.5              | V    |  |
| V <sub>IH</sub> | High-level input voltage           |                 |              | 2    | 2   |                  | V    |  |
| V <sub>IL</sub> | Low-level input voltage            |                 |              | 0.8  |     | 0.8              | V    |  |
| VI              | Input voltage                      |                 |              | √Vcc | 0   | Vcc              | V    |  |
| ЮН              | High-level output current          | B port          | 2            | -24  |     | -32              | mA   |  |
|                 | r light-level output current       | A port          | 50           | -12  |     | -12              | IIIA |  |
| lOL             | Low-level output current           | B port          | 90           | 48   |     | 64               | mA   |  |
|                 | Low-level output current           | A port          | Q.           | 12   |     | 12               | IIIA |  |
| Δt/Δν           | Input transition rise or fall rate | Outputs enabled |              | 10   |     | 10               | ns/V |  |
| TA              | Operating free-air temperature     |                 | -55          | 125  | -40 | 85               | °C   |  |

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCBS712A - FEBRUARY 1998 - REVISED APRIL 1999

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER        |                         | TEST CONDITIONS   |                           | SN54  | ABTH16           | 2245 | SN74ABTH162245 |      |      | LIMIT |
|------------------|-------------------------|---|---------------------------|---|------------------|------|----------------|------|------|-------|
|                  |                         | TEST CONDITIONS   |                           |   | TYP <sup>†</sup> | MAX  | MIN            | TYP† | MAX  | UNII  |
| VIK              |                         | V <sub>CC</sub> = 4.5 V,  | $I_{I} = -18 \text{ mA}$  |   |                  | -1.2 |                |      | -1.2 | V     |
|                  | $V_{CC} = 5 V$ ,        | $I_{OH} = -1 \text{ mA}$  | 2.5                       |   |                  | 2.5  |                |      |      |       |
|                  | A port                  |   | $I_{OH} = -1 \text{ mA}$  | 3   |                  |      | 3              |      |      |       |
|                  | A poit                  | V <sub>CC</sub> = 4.5 V   | $I_{OH} = -3 \text{ mA}$  | 3   |                  |      | 3.1            |      |      |       |
| \/a              |                         |   | $I_{OH} = -12 \text{ mA}$ |   |                  |      | 2.6            |      |      | \ \/  |
| VOH              |                         | $V_{CC} = 5 V$ ,  | $I_{OH} = -3 \text{ mA}$  | 3   |                  |      | 3              |      |      | V     |
|                  | B port                  |   | $I_{OH} = -3 \text{ mA}$  | 2.5   |                  |      | 2.5            |      |      |       |
|                  | Броп                    | V <sub>CC</sub> = 4.5 V   | $I_{OH} = -24 \text{ mA}$ | MIN TYP† MAX MIN TYP† MAX UNIT   -1.2 -1.2 V   2.5 2.5 2.5 V   3 3.1 V V   2.5 2.5 V V   2 2 V V   0.45 0.45 V V   100 100 mV MA   ±1 ±1 ±1 μA   ±20 ±20 μA μA   -100 -100 μA μA   -25 -90 -25 -100 mA   -50 -180 -50 -180 πA   2 2 2 2 2   32 32 mA MA |                  |      |                |      |      |       |
| A port           |                         | $I_{OH} = -32 \text{ mA}$   |                           |   |                  | 2    |                |      |      |       |
|                  | A port                  |   | $I_{OL} = 12 \text{ mA}$  |   |                  | 0.8  |                |      | 0.8  |       |
| VOL              | B port                  | V <sub>CC</sub> = 4.5 V   | $I_{OL} = 48 \text{ mA}$  |   |                  | 0.45 |                |      | 0.45 | V     |
|                  | D port                  |   | $I_{OL} = 64 \text{ mA}$  |   |                  |      |                |      | 0.55 |       |
| V <sub>hys</sub> | _                       |   |                           |   | 100              | EN.  |                | 100  |      | mV    |
| l <sub>l</sub>   | Control                 | $V_{CC} = 5.5 \text{ V}, V_I = V_{CC} \text{ or GND}$                                     |                           | ±,  |                  |      |                |      | ±1   | μΑ    |
| '                | A or B ports            | 1   |                           |   | 5                | ±20  |                |      | ±20  | ·     |
| I (hold)         | Voc. 45V                | V <sub>I</sub> = 0.8 V  | 100                       | 2   |                  | 100  |                |      |      |       |
|                  | V <sub>CC</sub> = 4.5 V | V <sub>I</sub> = 2 V  | -100                      | )   |                  | -100 |                |      | μΑ   |       |
| l <sub>off</sub> |                         | $V_{CC} = 0,$<br>$V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V}$                  |                           | Q   |                  |      |                |      | ±100 | μΑ    |
| 10‡              | A port                  | V 55V   | V <sub>O</sub> = 2.5 V    | -25   |                  | -90  | -25            |      | -100 | m A   |
| 10+              | B port                  | V <sub>CC</sub> = 5.5 V,  | V() = 2.5 V               | -50   |                  | -180 | -50            |      | -180 | IIIA  |
| ICEX             |                         | V <sub>CC</sub> = 5.5 V,<br>V <sub>O</sub> = 5.5 V  | Outputs high              |   |                  | 50   |                |      | 50   | μΑ    |
|                  |                         | V <sub>CC</sub> = 5.5 V,  | Outputs high              |   |                  | 2    |                |      | 2    |       |
| ICC              | A or B ports            | $I_{O} = 0$ ,   | Outputs low               |   |                  | 32   |                |      | 32   | mA    |
|                  |                         | $V_I = V_{CC}$ or GND   | Outputs disabled          |   |                  | 2    |                |      | 2    |       |
| Δlcc§            | Data inputs             | V <sub>CC</sub> = 5.5 V,<br>One input at 3.4 V,<br>Other inputs at V <sub>CC</sub> or GND |                           |   |                  | 2    |                |      | 2    | mA    |
|                  | Control inputs          | V <sub>CC</sub> = 5.5 V, One input at 3.4 V,<br>Other inputs at V <sub>CC</sub> or GND    |                           |   |                  | 1.5  |                |      | 1.5  |       |
| Ci               |                         | V <sub>I</sub> = 2.5 V or 0.5 V   |                           |   | 3                |      |                | 3    |      | pF    |
| C <sub>io</sub>  |                         | V <sub>O</sub> = 2.5 V or 0.5 V   |                           |   | 6                |      |                | 6    |      | pF    |
| _                |                         |   |                           | _   | _                | _    | _              | _    | _    | _     |

 $<sup>\</sup>uparrow$  All typical values are at  $V_{CC} = 5 \text{ V}$ .



<sup>‡</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

<sup>§</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.


### SN54ABTH162245, SN74ABTH162245 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS712A - FEBRUARY 1998 - REVISED APRIL 1999

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

| PARAMETER        | FROM<br>(INPUT) | TO<br>(OUTPUT) | V <sub>CC</sub> = 5 V,<br>T <sub>A</sub> = 25°C |     |     | SN54ABTH162245 |     | SN74ABTH162245 |     | UNIT |
|------------------|-----------------|----------------|---|-----|-----|----------------|-----|----------------|-----|------|
|                  | (IIVFOT)        |                | MIN   | TYP | MAX | MIN            | MAX | MIN            | MAX |      |
| <sup>t</sup> PLH | А               | В              | 1   | 2.2 | 3.4 | 1              | 4.1 | 1              | 3.9 | ns   |
| <sup>t</sup> PHL | 1 ^             |                | 1   | 2.3 | 3.7 | 1              | 4.4 | 1              | 4.2 |      |
| <sup>t</sup> PLH |                 | А              | 1   | 2.7 | 4.1 | 1              | 4.9 | 1              | 4.6 | no   |
| <sup>t</sup> PHL | В               | A              | 1.5   | 3.1 | 4.6 | 1.5            | 5.2 | 1.5            | 5.1 | ns   |
| <sup>t</sup> PZH |                 | В              | 1   | 3.6 | 5.2 | 1 /            | 6.4 | 1              | 6.3 |      |
| t <sub>PZL</sub> | ŌĒ              | В              | 1   | 3.7 | 5.4 | 1/             | 6.5 | 1              | 6.4 | ns   |
| <sup>t</sup> PHZ | ŌĒ              |                | 2   | 4.4 | 5.8 | 2              | 6.4 | 2              | 6.3 |      |
| <sup>t</sup> PLZ |                 | В              | 1.5   | 3.3 | 4.7 | 9.5            | 5.6 | 1.5            | 5.2 | ns   |
| <sup>t</sup> PZH | ŌĒ              | Α              | 1.5   | 4.1 | 6   | 1.5            | 7.2 | 1.5            | 7.1 |      |
| <sup>t</sup> PZL |                 | А              | 1.5   | 4.3 | 6.1 | 1.5            | 7.3 | 1.5            | 7   | ns   |
| <sup>t</sup> PHZ | ŌĒ              | ŌĒ A           | 2   | 4.5 | 6.1 | 2              | 6.8 | 2              | 6.6 |      |
| <sup>†</sup> PLZ |                 |                | 1.5   | 3.7 | 5.1 | 1.5            | 6.1 | 1.5            | 5.7 | ns   |

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated