SN54ABT240, SN74ABT240 **OCTAL BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS

SCBS098D - JANUARY 1991 - REVISED JULY 1994

- State-of-the-Art EPIC-IIB[™] BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25° C
- High-Drive Outputs (–32-mA I_{OH}, 64-mA I_{OI})
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (N) and Ceramic (J) DIPs

description

These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the 'ABT241 and 'ABT244, these devices provide the choice of selected combinations of inverting and noninverting outputs, symmetrical active-low output-enable (\overline{OE}) inputs, and complementary OE and OE inputs.

The 'ABT240 is organized as two 4-bit buffers/line drivers with separate \overline{OE} inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.


(1	(TOP VIEW)									
d	$\overline{\mathbf{U}}$									
1 <u>0</u> [1	20 V <u>CC</u>								
	2	19 20E								
2Y4 [3	18] 1Y1								
1A2 [4	17 🛛 2A4								
2Y3 [5	16] 1Y2								
1A3 [6	15 🛛 2A3								
2Y2 [7	14] 1Y3								
1A4 [8	13 2A2								
2Y1 🛙	9	12 1 1Y4								

GND 10

SN54ABT240 . . . J PACKAGE SN74ABT240 . . . DB, DW, OR N PACKAGE

> SN54ABT240 ... FK PACKAGE (TOP VIEW)

11 **1** 2A1



To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT240 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT240 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT240 is characterized for operation from -40°C to 85°C.

(each buffer)							
INP	UTS	OUTPUT					
OE	Α	Y					
L	Н	L					
L	L	н					
Н	Х	Z					


EUNCTION TABLE

EPIC-IIB is a trademark of Texas Instruments Incorporated

SN54ABT240, SN74ABT240 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SCBS098D - JANUARY 1991 - REVISED JULY 1994


logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1) Voltage applied to any output in the high state or power-off state, V	0.5 V to 7 V
Current into any output in the low state, IO: SN54ABT240	
	128 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2):	DB package 0.6 W
	DW package 1.6 W
	N package 1.3 W
Storage temperature range	−65°C to 150°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



SCBS098D - JANUARY 1991 - REVISED JULY 1994

recommended operating conditions (see Note 3)

			SN54A	SN54ABT240		SN74ABT240	
			MIN	MAX	MIN	MAX	UNIT
V _{CC} Supply voltage					4.5	5.5	V
VIH High-level input voltage					2		V
VIL	/IL Low-level input voltage					0.8	V
VI	VI Input voltage				0	VCC	V
IOH High-level output current				-24		-32	mA
IOL	I _{OL} Low-level output current					64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		5		5	ns/V
Т _А	Operating free-air temperature	-55	125	-40	85	°C	

NOTE 3: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER			T _A = 25°C			SN54ABT240		SN74ABT240				
PARAMETER		TEST CONDITIONS			TYP [†]	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK	V _{CC} = 4.5 V,	lı = –18 mA				-1.2		-1.2		-1.2	V	
	V _{CC} = 4.5 V,	I _{OH} = - 3 mA		2.5			2.5		2.5			
	V _{CC} = 5 V,	I _{OH} = - 3 mA		3			3		3		v	
VOH		I _{OH} = - 24 m	A	2			2				V	
	$V_{CC} = 4.5 V$	I _{OH} = - 32 m	A	2*					2			
		I _{OL} = 48 mA				0.55		0.55				
VOL	V _{CC} = 4.5 V	I _{OL} = 64 mA				0.55*				0.55	V	
lj	V _{CC} = 5.5 V,	V _I = V _{CC} or GND				±1		±1		±1	μΑ	
IOZH	V _{CC} = 5.5 V,	V _O = 2.7 V				10‡		10‡		10‡	μΑ	
I _{OZL}	V _{CC} = 5.5 V,	V _O = 0.5 V				-10‡		-10‡		-10‡	μΑ	
loff	V _{CC} = 0,	$V_I \text{ or } V_O \leq 4.5 \text{ V}$				±100				±100	μA	
ICEX	V _{CC} = 5.5 V,	V _O = 5.5 V	Outputs high			50		50		50	μΑ	
۱ _O §	V _{CC} = 5.5 V,	V _O = 2.5 V	-	-50	-100	-180	-50	-180	-50	-180	mA	
		I _O = 0,	Outputs high		1	250		250		250	μΑ	
ICC	$V_{CC} = 5.5 V,$ $V_{I} = V_{CC} \text{ or GND}$		Outputs low		24	30		30		30	mA	
vI = vCC or Giv			Outputs disabled		0.5	250		250		250	μΑ	
$\Delta I_{CC} \P \qquad \begin{cases} V_{CC} = 5.5 \text{ V}, \\ \text{One input at } 3.4 \\ \text{Other inputs at} \\ V_{CC} \text{ or GND} \end{cases}$	One input at 3.4 V, Data input		Outputs enabled			1.5		1.5		1.5		
		Data inputs	Outputs disabled			0.05		0.05		0.05	mA	
						1.5		1.5		1.5		
Ci	VI = 2.5 V or 0.5 V			3						pF		
Co	V _O = 2.5 V or 0.5 V				8						pF	

* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

[†] All typical values are at $V_{CC} = 5$ V.

[‡] This data sheet limit may vary among suppliers.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

 \P This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SN54ABT240, SN74ABT240 **OCTAL BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS

SCBS098D - JANUARY 1991 - REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			SN54A	BT240	SN74ABT240		UNIT
	(INFOT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	A	Y	1	2.9	4.1	0.8	5.5	1	4.8	ns
^t PHL			1.6	3.1	4.3	1	5.5	1.6	4.8	
^t PZH	ŌĒ	Y	1.1	3.1	4.7	0.8	7.5	1.1	5.2	ns
^t PZL			1.1	2.7	5.8	0.8	7.7	1.1	6.2	
^t PHZ	OE	v	1.8	4.6	5.7	1.7	7	1.8	6.4	
^t PLZ		T	1.6	4	5.4	1.3	7.2	1.6	5.8	ns



7 V **S1** O Open **500** Ω From Output $\Lambda \Lambda \Lambda$ TEST **S**1 **Under Test** C GND Open tPLH/tPHL $C_1 = 50 \text{ pF}$ tPLZ/tPZL 7 V **500** Ω (see Note A) tPHZ/tPZH Open LOAD CIRCUIT FOR OUTPUTS 3 V **Timing Input** 1.5 V 0 V tw th t_{su} 3 V 3 V 1.5 V Input 1.5 V 1.5 V **Data Input** 1.5 V 0 V 0 V **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS** PULSE DURATION SETUP AND HOLD TIMES 3 V 3 V Input Output 1.5 V 1.5 V 1.5 V 1.5 V (see Note B) Control 0 V 0 V ^tPZL -^tPHL **t**PLH ^tPLZ Output 3.5 V ۷он Waveform 1 1.5 V 1.5 V Output 1.5 V VOL + 0.3 V S1 at 7 V VOL VOL (see Note C) ^tPHZ **t**PLH tPHL tp7H Output VOH ۷он V_{OH} – 0.3 V Waveform 2 1.5 V 1.5 V 1.5 V Output S1 at Open 0 V VOL (see Note C) **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES** INVERTING AND NONINVERTING OUTPUTS LOW- AND HIGH-LEVEL ENABLING

PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated