SLLS490B - MARCH 2001 - REVISED NOVEMBER 2004

- 400-Mbps Signaling Rate¹ and 200-Mxfr/s Data Transfer Rate
- Operates With a Single 3.3-V Supply
- -4-V to 5-V Common-Mode Input Voltage Range
- Differential Input Thresholds <±50 mV With 50 mV of Hysteresis Over Entire Common-Mode Input Voltage Range
- Integrated 110-Ω Line Termination Resistors On LVDT Products
- TSSOP Packaging (33 Only)
- Complies With TIA/EIA-644 (LVDS)
- Active Failsafe Assures a High-Level Output With No Input
- Bus-Pin ESD Protection Exceeds
 15 kV HBM
- Input Remains High-Impedance on Power Down
- TTL Inputs Are 5-V Tolerant
- Pin-Compatible With the AM26LS32, SN65LVDS32B, μA9637, SN65LVDS9637B


description


This family of four LVDS data line receivers offers the widest common-mode input voltage range in the industry. These receivers provide an input voltage range specification compatible with a 5-V PECL signal as well as an overall increased ground-noise tolerance. They are in industry standard footprints with integrated termination as an option.

Precise control of the differential input voltage thresholds allows for inclusion of 50 mV of input voltage hysteresis to improve noise rejection on slowly changing input signals. The input thresholds are still no more than ±50 mV over the full input common-mode voltage range.


The high-speed switching of LVDS signals usually necessitates the use of a line impedance matching resistor at the receiving-end of the cable or transmission media. The SN65LVDT series of receivers eliminates this external resistor by integrating it with the receiver. The nonterminated SN65LVDS series is also available for multidrop or other termination circuits.

SN65LVDS33D SN65LVDT33D SN65LVDS33PW SN65LVDT33PW





SN65LVDS34D SN65LVDT34D



AVAILABLE OPTIONS

PART NUMBER†	NUMBER OF RECEIVERS	TERMINATION RESISTOR	SYMBOLIZATION
SN65LVDS33D	4	No	LVDS33
SN65LVDS33PW	4	No	LVDS33
SN65LVDT33D	4	Yes	LVDT33
SN65LVDT33PW	4	Yes	LVDT33
SN65LVDS34D	2	No	LVDS34
SN65LVDT34D	2	Yes	LVDT34

[†] Add the suffix R for taped and reeled carrier.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

¹The signalling rate of a line, is the number of voltage transitions that are made per second expressed in the units bps (bits per second).



SLLS490B - MARCH 2001 - REVISED NOVEMBER 2004

description (continued)

The receivers can withstand ± 15 kV human-body model (HBM) and ± 600 V machine model (MM) electrostatic discharges to the receiver input pins with respect to ground without damage. This provides reliability in cabled and other connections where potentially damaging noise is always a threat.

The receivers also include a (patent pending) failsafe circuit that will provide a high-level output within 600 ns after loss of the input signal. The most common causes of signal loss are disconnected cables, shorted lines, or powered-down transmitters. The failsafe circuit prevents noise from being received as valid data under these fault conditions. This feature may also be used for Wired-Or bus signaling. See *The Active Failsafe Feature of the SN65LVDS32B* application note.

The intended application and signaling technique of these devices is point-to-point baseband data transmission over controlled impedance media of approximately 100 Ω . The transmission media may be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise coupling to the environment.

The SN65LVDS33, SN65LVDT33, SN65LVDS34 and SN65LVDT34 are characterized for operation from -40°C to 85°C.

Function Tables

SN65LVDS33 and SN65LVDT33

DIFFERENTIAL INPUT	ENA	BLES	OUTPUT
$V_{ID} = V_A - V_B$	G	G	Υ
\\-\> 20 m\\	Н	Х	Н
V _{ID} ≥ -32 mV	X	L	Н
400\/ . \/	Н	Х	?
–100 mV < V _{ID} ≤ –32 mV	Х	X L	?
V 4 400 mV	Н	Х	L
V _{ID} ≤ −100 mV	Х	L	L
Х	L	Н	Z
0	Н	Х	Н
Open	Х	L	Н

H = high level, L = low level, X = irrelevant, Z = high impedance (off), <math>? = indeterminate

SN65LVDS34 and SN65LVDT34


DIFFERENTIAL INPUT	OUTPUT
$V_{ID} = V_A - V_B$	Υ
V _{ID} ≥ -32 mV	Н
-100 mV < V _{ID} ≤ -32 mV	?
V _{ID} ≤ -100 mV	L
Open	Н

H = high level, L = low level,

? = indeterminate



equivalent input and output schematic diagrams





SLLS490B - MARCH 2001 - REVISED NOVEMBER 2004

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V _{CC} (see Note 1)	0.5 V to 4 V
Voltage range: Enables or Y	–1 V to 6 V
A or B	–5 V to 6 V
$ V_A - V_B $ (LVDT)	
Electrostatic discharge: A, B, and GND (see Note 2)	Class 3, A: 15 kV, B: 500 V
Charged-device mode: All pins (see Note 3)	±500 V
Continuous power dissipation	See Dissipation Rating Table
Storage temperature range	
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.
 - 2. Tested in accordance with JEDEC Standard 22, Test Method A114-A.
 - 3. Tested in accordance with JEDEC Standard 22, Test Method C101.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	OPERATING FACTOR‡ ABOVE T _A = 25°C	T _A = 85°C POWER RATING
D8	725 mW	5.8 mW/°C	377 mW
PW16	774 mW	6.2 mW/°C	402 mW
D16	950 mW	7.6 mW/°C	494 mW

[‡] This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

recommended operating conditions

			MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		3	3.3	3.6	V	
High-level input voltage, VIH	Enables		2		5	V
Low-level input voltage, V _{IL}	Enables		0		8.0	V
	LVDS		0.1		3	.,
Magnitude of differential input voltage, V _{ID}	LVDT				0.8	V
Voltage at any bus terminal (separately or common-mode), V _I or V _{IC}		-4		5	V	
Operating free-air temperature, TA			-40		85	°C



SLLS490B - MARCH 2001 - REVISED NOVEMBER 2004

electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST C	CONDITIONS	MIN	TYP†	MAX	UNIT
V _{IT1}	Positive-going differential input v	oltage threshold				50		
V _{IT2}	Negative-going differential input threshold	voltage	$V_{IB} = -4 \text{ V or 5 }$	/, See Figures 1 and 2	-50			mV
V _{IT3}	Differential input failsafe voltage	threshold	See Table 1 and I	Figure 5	-32		-100	mV
VID(HYS)	Differential input voltage hysteresis, VIT1 - VIT2					50		mV
Vон	High-level output voltage		$I_{OH} = -4 \text{ mA}$		2.4			V
V_{OL}	Low-level output voltage		$I_{OL} = 4 \text{ mA}$				0.4	V
		CNICELVID	G at V _{CC} , No lo	ad, Steady-state		16	23	
ICC	Supply current	SN65LVDx33	G at GND			1.1	5	mA
		SN65LVDx34	No load,	or 5 V, See Figures 1 and 2 and Figure 5 A 2.4 No load, Steady-state Steady-state Other input open Douglass All Indiana Ind				
lı .	Input current (A or B inputs)		V _I = 0 V,	Other input open			±20	
		01/05/1/00	V _I = 2.4 V,	Other input open			±20	
		SN65LVDS	V _I = −4 V,	Other input open			±75	μА
			V _I = 5 V,	Other input open			±40	
l I		SN65LVDT	V _I = 0 V,	Other input open			±40	μΑ
			V _I = 2.4 V,	Other input open			±40	
VID(HYS) VOH VOL ICC III III IIII IIII IIII IIII IIII			V _I = −4 V,	Other input open			±150	
			V _I = 5 V,	Other input open	Figures 1 and 2	±80		
	Differential input current	SN65LVDS	$V_{ID} = 100 \text{ mV},$	V _{IC} = -4 V or 5 V			±3	μΑ
ID	(I _{IA} – I _{IB})	SN65LVDT	$V_{ID} = 200 \text{ mV},$	V _{IC} = -4 V or 5 V	1.55		2.22	mA
			V _A or V _B = 0 V or	r 2.4 V, V _{CC} = 0 V			±20	
	Power-off input current (A or B inputs) SN65LVDS SN65LVDT	SN65LVDS	SN65LVDS $V_A \text{ or } V_B = -4 \text{ or } 5 \text{ V}, V_{CC} = 0 \text{ V}$				±50	
I(OFF)		V_A or $V_B = 0$ V or	2.4 V, V _{CC} = 0 V			±30	μΑ	
		SN65LVD1	V_A or $V_B = -4 V_A$	or 5 V, V _{CC} = 0 V			±100	
lн	High-level input current (enables)	V _{IH} = 2 V				10	μΑ
Iμ	Low-level input current (enables)		V _{IL} = 0.8 V				10	μΑ
loz	High-impedance output current				-10		10	μΑ
CI	Input capacitance, A or B input to	GND	V _I = 0.4 sin (4E6)	πt) + 0.5 V		5		pF

[†] All typical values are at 25°C and with a 3.3 V supply.



SLLS490B - MARCH 2001 - REVISED NOVEMBER 2004

switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH(1)	Propagation delay time, low-to-high-level output	Con Figure 2	2.5	4	6	ns
tPHL(1)	Propagation delay time, high-to-low-level output	See Figure 3	2.5	4	6	ns
t _{d1}	Delay time, failsafe deactivate time	C _L = 10 pF,			9	ns
t _{d2}	Delay time, failsafe activate time	See Figures 3 and 6	0.3		1.5	μs
t _{sk(p)}	Pulse skew (tpHL(1) - tpLH(1))			200		ps
t _{sk(o)}	Output skew [‡]			150		ps
t _{sk(pp)}	Part-to-part skew§	See Figure 3			1	ns
t _r	Output signal rise time	See Figure 3 2.5 4 6 2.5 4 6 2.5 4 6 C _L = 10 pF, See Figures 3 and 6 0.3 1.5 200 150	ns			
t _f	Output signal fall time			ns		
tPHZ	Propagation delay time, high-level-to-high-impedance output			5.5	9	ns
tPLZ	Propagation delay time, low-level-to-high-impedance output	Soo Figure 4		4.4	9	ns
^t PZH	Propagation delay time, high-impedance -to-high-level output	See Figure 4		3.8	9	ns
tPZL	Propagation delay time, high-impedance-to-low-level output			7	9	ns

[†] All typical values are at 25°C and with a 3.3-V supply.



[‡] t_{Sk(O)} is the magnitude of the time difference between the t_{PLH} or t_{PHL} of all receivers of a single device with all of their inputs driven together. § t_{sk(pp)} is the magnitude of the time difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

PARAMETER MEASUREMENT INFORMATION






Figure 1. Voltage and Current Definitions



† Remove for testing LVDT device.




NOTE: Input signal of 3 Mpps, duration of 167 ns, and transition time of <1 ns.

Figure 2. V_{IT1} and V_{IT2} Input Voltage Threshold Test Circuit and Definitions



SLLS490B - MARCH 2001 - REVISED NOVEMBER 2004

PARAMETER MEASUREMENT INFORMATION




NOTE: All input pulses are supplied by a generator having the following characteristics: t_T or $t_T \le 1$ ns, pulse repetition rate (PRR) = 50 Mpps, pulsewidth = 10 ±0.2 ns . C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 3. Timing Test Circuit and Waveforms



PARAMETER MEASUREMENT INFORMATION



NOTE: All input pulses are supplied by a generator having the following characteristics: t_Γ or $t_\Gamma \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulsewidth = 500 ± 10 ns . C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.




Figure 4. Enable/Disable Time Test Circuit and Waveforms

PARAMETER MEASUREMENT INFORMATION

Table 1. Receiver Minimum and Maximum V_{IT3}
Input Threshold Test Voltages

APPLIED V	OLTAGES†	RESULTANT INPUTS		
V _{IA} (mV)	V _{IB} (mV)	V _{ID} (mV)	V _{IC} (mV)	Output
-4000	-3900	-100	-3950	L
-4000	-3968	-32	-3984	Н
4900	5000	-100	4950	L
4968	5000	-32	4984	Н

 $[\]ensuremath{^{\dagger}}$ These voltages are applied for a minimum of 1.5 $\ensuremath{\mu s}.$




Figure 5. V_{IT3} Failsafe Threshold Test






Figure 6. Waveforms for Failsafe Activate and Deactivate





TYPICAL CHARACTERISTICS





LOW-TO-HIGH PROPAGATION DELAY TIME FREE-AIR TEMPERATURE





TYPICAL CHARACTERISTICS





Figure 11



- NOTES: A. Place a 0.1-μF Z5U ceramic, mica or polystyrene dielectric, 0805 size, chip capacitor between V_{CC} and the ground plane. The capacitor should be located as close as possible to the device terminals.
 - B. The termination resistance value should match the nominal characteristic impedance of the transmission media with ±10%.
 - C. Unused enable inputs should be tied to V_{CC} or GND as appropriate.

Figure 12. Operation With 5-V Supply

related information

IBIS modeling is available for this device. Please contact the local TI sales office or the TI Web site at www.ti.com for more information.

For more application guidelines, please see the following documents:

- Low-Voltage Differential Signalling Design Notes (TI literature number SLLA014)
- Interface Circuits for TIA/EIA-644 (LVDS) (SLLA038)
- Reducing EMI With LVDS (SLLA030)
- Slew Rate Control of LVDS Circuits (SLLA034)
- Using an LVDS Receiver With RS-422 Data (SLLA031)
- Evaluating the LVDS EVM (SLLA033)

active failsafe feature

A differential line receiver commonly has a failsafe circuit to prevent it from switching on input noise. Current LVDS failsafe solutions require either external components with subsequent reductions in signal quality or integrated solutions with limited application. This family of receivers has a new integrated failsafe that solves the limitations seen in present solutions. A detailed theory of operation is presented in application note *The Active Failsafe Feature of the SN65LVDS32B*, literature number SLLA082A.

The following figure shows one receiver channel with active failsafe. It consists of a main receiver that can respond to a high-speed input differential signal. Also connected to the input pair are two failsafe receivers that form a window comparator. The window comparator has a much slower response than the main receiver and it detects when the input differential falls below 80 mV. A 600-ns failsafe timer filters the window comparator outputs. When failsafe is asserted, the failsafe logic drives the main receiver output to logic high.




Figure 13. Receiver With Active Failsafe



ECL/PECL-to-LVTTL conversion with TI's LVDS receiver

The various versions of emitter-coupled logic (i.e. ECL, PECL and LVPECL) are often the physical layer of choice for system designers. Designers know of the established technology and that it is capable of high-speed data transmission. In the past, system requirements often forced the selection of ECL. Now technologies like LVDS provide designers with another alternative. While the total exchange of ECL for LVDS may not be a design option, designers have been able to take advantage of LVDS by implementing a small resistor divider network at the input of the LVDS receiver. TI has taken the next step by introducing a wide common-mode LVDS receiver (no divider network required) which can be connected directly to an ECL driver with only the termination bias voltage required for ECL termination ($V_{\rm CC} - 2$ V).

Figures 14 and 15 show the use of an LV/PECL driver driving 5 meters of CAT–5 cable and being received by TI's wide common-mode receiver and the resulting eye-pattern. The values for R3 are required in order to provide a resistor path to ground for the LV/PECL driver. With no resistor divider, R1 simply needs to match the characteristic load impedance of 50 Ω . The R2 resistor is a small value and is intended to minimize any possible common-mode current reflections.




Figure 14. LVPECL or PECL to Remote Wide Common-Mode LVDS Receiver




Figure 15. LV/PECL to Remote SN65LVDS33 at 500 Mbps Receiver Output (CH1)



test conditions

- V_{CC} = 3.3 V
- T_A = 25°C (ambient temperature)
- All four channels switching simultaneously with NRZ data. Scope is pulse-triggered simultaneously with NRZ data.

equipment

- Tektronix PS25216 programmable power supply
- Tektronix HFS 9003 stimulus system
- Tektronix TDS 784D 4-channel digital phosphor oscilloscope DPO




Figure 16. Equipment Setup





Figure 17. Typical Eye Pattern SN65LVDS33



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.



D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AA.



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

e
d
trol
work
d trol wo

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated