

SN65LVDS100, SN65LVDT100 SN65LVDS101, SN65LVDT101

SLLS516C-AUGUST 2002-REVISED JUNE 2004

DIFFERENTIAL TRANSLATOR/REPEATER

FEATURES

- Designed for Signaling Rates (1) ≥ 2 Gbps
- Total Jitter < 65 ps
- Low-Power Alternative for the MC100EP16
- Low 100 ps (Max) Part-To-Part Skew
- 25 mV of Receiver Input Threshold Hysteresis Over 0-V to 4-V Common-Mode Range
- Inputs Electrically Compatible With LVPECL, CML, and LVDS Signal Levels
- 3.3-V Supply Operation
- LVDT Integrates 110-Ω Terminating Resistor
- Offered in SOIC and MSOP

APPLICATIONS

- 622 MHz Central Office Clock Distribution
- High-Speed Network Routing
- Wireless Basestations
- Low Jitter Clock Repeater
- Serdes LVPECL Output to FPGA LVDS Input Translator
- (1) The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

DESCRIPTION


The SN65LVDS100, SN65LVDT100, SN65LVDS101, and SN65LVDT101 are a high-speed differential receiver and driver connected as a repeater. The receiver accepts low-voltage differential signaling (LVDS), positive-emitter-coupled logic (PECL), or current-mode logic (CML) input signals at rates up to 2 Gbps and repeats it as either an LVDS or PECL output signal. The signal path through the device is differential for low radiated emissions and minimal added jitter.


The outputs of the SN65LVDS100 and SN65LVDT100 are LVDS levels as defined by TIA/EIA-644-A. The outputs of the SN65LVDS101 and SN65LVDT101 are compatible with 3.3-V PECL levels. Both drive differential transmission lines with nominally $100-\Omega$ characteristic impedance.


The SN65LVDT100 and SN65LVDT101 include a 110- Ω differential line termination resistor for less board space, fewer components, and the shortest stub length possible. They do not include the V_{BB} voltage reference found in the SN65LVDS100 and SN65LVDS101. V_{BB} provides a voltage reference of typically 1.35 V below V_{CC} for use in receiving single-ended input signals and is particularly useful with single-ended 3.3-V PECL inputs. When not used, V_{BB} should be unconnected or open.

All devices are characterized for operation from –40°C to 85°C.

FUNCTIONAL DIAGRAM







Horizontal Scale= 200 ps/div



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION

OUTPUT	TERMINATION RESISTOR	V_{BB}	PART NUMBER ⁽¹⁾	PART MARKING	PACKAGE
LVDS	No	Yes	SN65LVDS100D	DL100	SOIC
LVDS	No	Yes	SN65LVDS100DGK	AZK	MSOP
LVDS	Yes	No	SN65LVDT100D	DE100	SOIC
LVDS	Yes	No	SN65LVDT100DGK	AZL	MSOP
LVPECL	No	Yes	SN65LVDS101D	DL101	SOIC
LVPECL	No	Yes	SN65LVDS101DGK	AZM	MSOP
LVPECL	Yes	No	SN65LVDT101D	DE101	SOIC
LVPECL	Yes	No	SN65LVDT101DGK	BAF	MSOP

⁽¹⁾ Add the suffix R for taped and reeled carrier (i.e. SN65LVDS100DR).

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range unless otherwise noted

				UNIT
V_{CC}	Supply	voltage range ⁽²⁾		-0.5 V to 4 V
I _{BB}	V _{BB} Ou	put current		±0.5 mA
V _I	Voltage	range, (A, B, Y, Z)	0 V to 4.3 V	
V _{ID}	Differen	Differential voltage, V _A - V _B ('LVDT100 and 'LVDT101 only)		1 V
		Human Body Model (3)	A, B, Y, Z, and GND	±5 kV
	ESD		All pins	±2 kV
		Charged-Device Model (4)	All pins	±1500 V
P _D	Continuous power dissipation			See Dissipation Rating Table

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

POWER DISSIPATION RATINGS

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR (1) ABOVE T _A = 25°C	T _A = 85°C POWER RATING
DGK	377 mW	3.8 mW/°C	151 mW
D	481 mW	4.8 mW/°C	192 mW

⁽¹⁾ This is the inverse of the junction-to-ambient thermal resistance with no air flow installed on the JESD51-3 low effective thermal conductivity test board for leadless surface mount packages.

⁽²⁾ All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

⁽³⁾ Tested in accordance with JEDEC Standard 22, Test Method A114-A.7.

⁽⁴⁾ Tested in accordance with JEDEC Standard 22, Test Method C101.



RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}				3.3	3.6	V
Magnitude of differential input valtage IV	'LVDS100 or 'LVDS101		0.1		1	V
Magnitude of differential input voltage V _{ID}			0.1		0.8	V
Input voltage (any combination of common-mode or input signals), V _I			0		4	V
V _{BB} output current, I _{O(VBB)}		-400 ⁽¹⁾		12	μΑ	
Operating free-air temperature, T _A			-40		85	°C

⁽¹⁾ The algebraic convention, in which the less positive (more negative) limit is designated minimum, is used in this data sheet.

ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP (1)	MAX	UNIT
	Supply current, 'LVDx100	No load or input		25	30	^
I _{CC}	Supply current, 'LVDx101	$R_L = 50 \Omega$ to 1 V, No input		50	61	mA
	Device power dissipation, 'LVDx100	$R_L = 100 \Omega$, No input			110	
P_D	Device power dissipation, 'LVDx101	Y and Z to V_{CC} - 2 V through 50 Ω , No input		116	142	mW
V_{BB}	Reference voltage output, 'LVDS100 or 'LVDS101	I _O = -400 μA or 12 μA	V _{CC} -1.4	V _{CC} -1.35	V _{CC} -1.3	mV
SN65LV	DS100 and SN65LVDS101 INPUT CHARACTE	RISTICS (see Figure 1)	!			ļ.
V _{IT+}	Positive-going differential input voltage threshold	One Figure 4 and Table 4			100	
V _{IT-}	Negative-going differential input voltage threshold	See Figure 1 and Table 1	-100			mV
l _i	Input current	V _I = 0 V or 2.4 V, Second input at 1.2 V	-20	-	20	μA
•	·	V _I = 4 V, Second input at 1.2 V			33	μΑ
I _{I(OFF)}	Power off input current	V _{CC} = 1.5 V, V _I = 0 V or 2.4 V, Second input at 1.2 V	-20		20	
		V_{CC} = 1.5 V, V_I = 4 V, Second input at 1.2 V			33	— μA 3
I _{IO}	Input offset current (I _{IA} - I _{IB})	$V_{IA} = V_{IB}$, $0 \le V_{IA} \le 4 \text{ V}$	-6		6	μA
C _i	Small-signall input capacitance to GND	V _I = 1.2 V		0.6		pF
SN65LV	DT100 and SN65LVDT101 INPUT CHARACTE	RISTICS (see Figure 1)				
V _{IT+}	Positive-going differential input voltage threshold	One Figure 4 and Table 4			100	
V _{IT-}	Negative-going differential input voltage threshold	See Figure 1 and Table 1	-100			mV
	Landana	V _I = 0 V or 2.4 V, Other input open	-40		40	
l _l	Input current	V _I = 4 V, Other input open			66	μA
	D	V _{CC} = 1.5 V, V _I = 0 V or 2.4 V, Other input open	-40		40	μА
I _{I(OFF)}	Power off input current	V_{CC} = 1.5 V, V_{I} = 4 V, Other input open			66	
D	Differential input resistance	V_{ID} = 300 mV or 500 mV, V_{IC} = 0 V or 2.4 V	90	110	132	0
R _(T)	Differential input resistance	V_{CC} = 0 V, V_{ID} = 300 mV or 500 mV, V_{IC} = 0 V or 2.4 V	90	110	132	Ω
C _i	Small-signall differential input capacitance	V _I = 1.2 V		0.6		pF

⁽¹⁾ Typical values are with a 3.3-V supply voltage and room temperature



over recommended operating conditions (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP (1)	MAX	UNIT
SN65LVD	SN65LVDS100 and SN65LVDT100 OUTPUT CHARACTERISTICS (see Figure 1)					
$ V_{OD} $	Differential output voltage magnitude		247	340	454	
$\Delta V_{OD} $	Change in differential output voltage magnitude between logic states	See Figure 2	-50		50	mV
V _{OC(SS)}	Steady-state common-mode output voltage		1.125		1.375	V
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage between logic states	See Figure 3	-50		50	mV
V _{OC(PP)}	Peak-to-peak common-mode output voltage			50	150	mV
Ios	Short-circuit output current	$V_{O(Y)}$ or $V_{O(Z)} = 0$ V	-24		24	mΑ
I _{OS(D)}	Differential short-circuit output current	$V_{OD} = 0 V$	-12		12	mΑ
SN65LVD	S101 and SN65LVDT101 OUTPUT CHARACTE	RISTICS (see Figure 1)				
V	High level output voltage	50 Ω to V _{CC} $^-$ 2 V, See Figure 4	V _{CC} -1.25	V _{CC} -1.02	V _{CC} -0.9	V
V _{OH}	High-level output voltage	V _{CC} = 3.3 V, 50-Ω load to 2.3 V	2055	2280	2405	mV
V	Low level output voltage	50 Ω to V _{CC} - 2 V, See Figure 4	V _{CC} -1.83	V _{CC} -1.61	V _{CC} -1.53	V
V _{OL}	Low-level output voltage	V _{CC} = 3.3 V, 50-Ω load to 2.3 V	1475	1690	1775	mV
V _{OD}	Differential output voltage magnitude	50- Ω load to V _{CC} – 2 V, SeeFigure 4	475	575	750	mV

SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
	Propagation delay time,	'LVDx100			470	800	20
t _{PLH}	low-to-high-level output	'LVDx101		400	630	900	ps
	Propagation delay time,	'LVDx100		300	470	800	20
t _{PHL}	high-to-low-level output	'LVDx100	See Figure 5	400	630	900	ps
t _r	Differential output signal rise time (2	20%–80%)	<u>· </u>			220	ps
t _f	Differential output signal fall time (20	0%–80%)				220	ps
t _{sk(p)}	Pulse skew (t _{PHL} - t _{PLH}) (2)				5	50	ps
t _{sk(pp)}	p) Part-to-part skew ⁽³⁾		V _{ID} = 0.2 V, See Figure 5			100	ps
t _{jit(per)}	RMS period jitter (4)		1 GHz 50% duty cycle square wave input,		1	3.7	ps
t _{jit(cc)}	Peak cycle-to-cycle jitter ⁽⁵⁾		$V_{ID} = 200 \text{ mV}, V_{IC} = 1.2 \text{ V}, \text{ See Figure 6}$		6	23	ps
t _{jit(pp)}	Peak-to-peak jitter		2 GHz PRBS, 2^{23} –1 run length, V_{ID} = 200 mV, V_{IC} = 1.2 V, See Figure 6		28	65	ps
t _{jit(det)}			2 GHz PRBS, 2^7 –1 run length, V_{ID} = 200 mV, V_{IC} = 1.2 V, See Figure 6		17	48	ps

⁽¹⁾ All typical values are at 25°C and with a 3.3 V supply.

 $t_{sk(p)}$ is the magnitude of the time difference between the t_{PLH} and t_{PHL} of any output of a single device. $t_{sk(pp)}$ is the magnitude of the time difference in propagation delay time between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

Period jitter is the deviation in cycle time of a signal with respect to the ideal period over a random sample of 1000,000 cycles.

Cycle-to-cycle jitter is the variation in cycle time of a signal between adjacent cycles, over a random sample of 1,000 adjacent cycle

Deterministic jitter is the sum of pattern-dependent jitter and pulse-width distortion.



PARAMETER MEASUREMENT INFORMATION




Figure 1. Voltage and Current Definitions

Table 1. Receiver Input Voltage Threshold Test

APPLIED VOLTAGES		RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON- MODE INPUT VOLTAGE	OUTPUT ⁽¹⁾
VIA	V _{IB}	V _{ID}	V _{IC}	
1.25 V	1.15 V	100 mV	1.2 V	Н
1.15 V	1.25 V	−100 mV	1.2 V	L
4.0 V	3.9 V	100 mV	3.95 V	Н
3.9 V	4. 0 V	–100 mV	3.95 V	L
0.1 V	0.0 V	100 mV	0.05 V	Н
0.0 V	0.1 V	−100 mV	0.05 V	L
1.7 V	0.7 V	1000 mV	1.2 V	Н
0.7 V	1.7 V	−1000 mV	1.2 V	L
4.0 V	3.0 V	1000 mV	3.5 V	Н
3.0 V	4.0 V	-1000 mV	3.5 V	L
1.0 V	0.0 V	1000 mV	0.5 V	Н
0.0 V	1.0 V	-1000 mV	0.5 V	L

(1) H = high level, L = low level





Figure 2. SN65LVDx100 Differential Output Voltage (VoD) Test Circuit



NOTE: All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 0.25$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns . C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T. The measurement of $V_{OC(PP)}$ is made on test equipment with a -3 dB bandwidth of at least 300 MHz.

Figure 3. Test Circuit and Definitions for the SN65LVDx100 Driver Common-Mode Output Voltage







Figure 4. Typical Termination for LVPECL Output Driver (65LVDx101)



NOTE: All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 0.25$ ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns. C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T. Measurement equipment provides a bandwidth of 5 GHz minimum.

Figure 5. Timing Test Circuit and Waveforms





Figure 6. Driver Jitter Measurement Waveforms






- A. Source jitter is subtracted from the measured values.
- B. TDS JIT3 jitter analysis software installed

Figure 7. Jitter Setup Connections for SN65LVDS100 and SN65LVDS101

PIN ASSIGNMENTS




FUNCTION TABLE

DIFFERENTIAL INPUT	OUTPUTS(1)	
$V_{ID} = V_A - V_B$	Y	
V _{ID} ≥ 100 mV	Н	L
-100 mV < V _{ID} < 100 mV	?	?
V _{ID} ≤ − 100 mV	L	Н
Open ?		?


(1) H = high level, L = low level, ? = indeterminate




EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS



OUTPUT (SN65LVDS100 and SN65LVDT100)



OUTPUT (SN65LVDS101 and SN65LVDT101)





TYPICAL CHARACTERISTICS

SUPPLY CURRENT




Figure 8.




Figure 9.





Figure 10.






Figure 11.

SN65LVDS101 PROPAGATION DELAY TIME vs COMMON-MODE INPUT VOLTAGE





Figure 12.

SN65LVDS100 PROPAGATION DELAY TIME VS






Figure 13.

SN65LVDS101 PROPAGATION DELAY TIME VS




Figure 14.

SN65LVDS100 PEAK-TO-PEAK JITTER VS FREQUENCY




Figure 15.

SN65LVDS100 PEAK-TO-PEAK JITTER VS






Figure 16.
















Horizontal Scale= 200 ps/div LVPECL-to-LVDS

Figure 32.

SN65LVDS101 622 Mbps, 2²³– 1 PRBS





Figure 34.


SN65LVDS100 2 Gbps, 2²³– 1 PRBS



Horizontal Scale= 100 ps/div LVPECL-to-LVDS

Figure 33.


SN65LVDS101 2 Gbps, 2²³– 1 PRBS



LVDS-to-LVPECL

Figure 35.





NOTE: V_{IT} is a steady-state parameter. The switching time is influenced by the input overdrive above this steady-state threshold up to a differential input voltage magnitude of 100 mV.

Figure 36. SN65LVDS100 Simulated Input Voltage Threshold vs Common-Mode Input Voltage, Supply Voltage, and Temperature



APPLICATION INFORMATION

The SN65LVDS100, SN65LVDT100, SN65LVDS101, and SN65LVDT101 inputs will detect a 100-mV difference between any two signals between 0 V and 4 V, This range will allow receipt of many different single-ended and differential signals. Following are some of the more common connections.




Figure 37. PECL-to-LVDS Translation




Figure 38. LVDS-to-3.3 V PECL Translation




Figure 39. 5-V PECL to 3.3-V PECL Translation




Figure 40. CML-to-LVDS or 3.3-V PECL Translation



APPLICATION INFORMATION (continued)




Figure 41. Single-Ended 3.3-V PECL-to-LVDS Translation




Figure 42. Single-Ended CMOS-to-LVDS Translation




Figure 43. Single-Ended CMOS-to-3.3-V PECL Translation




Figure 44. Receipt of AC-Coupled Signals



APPLICATION INFORMATION (continued)

FAILSAFE CONSIDERATIONS

Failsafe, in regard to a line receiver, usually means that the output goes to a defined logical state with no input signal. To keep added jitter to an absolute minimum, the SN65LVDS100 does not include this feature. It does exhibit 25 mV of input voltage hysteresis to prevent oscillation and keep the output in the last state prior to input-signal loss (assuming the differential noise in the system is less than the hysteresis).

Should failsafe be required, it may be added externally with a 1.6-k Ω pull-up resistor to the 3.3-V supply and a 1.6-k Ω pull-down resistor to ground as shown in Figure 45 The default output state is determined by which line is pulled up or down and is the user's choice. The location of the 1.6-k Ω resistors is not critical. However the 100- Ω resistor should be located at the end of the transmission line.




Figure 45. External Failsafe Circuit

Addition of this external failsafe will reduce the differential noise margin and add jitter to the output signal. The roughly 100-mV steady-state voltage generated across the $100-\Omega$ resistor adds (or subtracts) from the signal generated by the upstream line driver. If the line driver's differential output is symmetrical about zero volts, then the input at the receiver will appear asymmetrical with the external failsafe. Perhaps more important, is the extra time it takes for the input signal to overcome the added failsafe offset voltage.

In Figure 46 and using an external failsafe, the high-level differential voltage at the input of the SN65LVDS100 reaches 340 mV and the low-level –400 mV indicating a 60-mV differential offset induced by the external failsafe circuitry. The figure also reveals that the lowest peak-to-peak time jitter does not occur at zero-volt differential (the nominal input threshold of the receiver) but at –60 mV, the failsafe offset.

The added jitter from external failsafe increases as the signal transition times are slowed by cable effects. When a ten-meter CAT-5 UTP cable is introduced between the driver and receiver, the zero-crossing peak-to-peak jitter at the receiver output adds 250 ps when the external failsafe is added with this specific test set up. If external failsafe is used in conjunction with the SN65LVDS100, the noise margin and jitter effects should be budgeted.







Figure 46. Receiver Input Eye Pattern With External Failsafe

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated