- Meets or Exceeds the Requirements of ANSI TIA/EIA-644-1995 Standard
- Signaling Rates up to 400 Mbit/s
- Bus-Terminal ESD Exceeds 12 kV
- Operates from a Single 3.3-V Supply
- Low-Voltage Differential Signaling With Typical Output Voltages of 350 mV and a 100 Ω Load
- Propagation Delay Times

Driver: 1.7 ns TypReceiver: 3.7 ns Typ

Power Dissipation at 200 MHz

Driver: 25 mW TypicalReceiver: 60 mW Typical

LVTTL Input Levels are 5 V Tolerant


- Driver is High Impedance When Disabled or With V_{CC} < 1.5 V
- Receiver has Open-Circuit Fail Safe
- Surface-Mount Packaging
 - D Package (SOIC)
 - DGK Package (MSOP) ('LVDS79 Only)

description


The SN65LVDS179, SN65LVDS180, SN65LVDS050, and SN65LVDS051 are differential line drivers and receivers that use low-voltage differential signaling (LVDS) to achieve signaling rates as high as 400 Mbps. The TIA/EIA-644 standard compliant electrical interface provides a minimum differential output voltage magnitude of 247 mV into a 100 Ω load and receipt of 100 mV signals with up to 1 V of ground potential difference between a transmitter and receiver.


The intended application of this device and signaling technique is for point-to-point baseband data transmission over controlled impedance media of approximately 100 Ω characteristic impedance. The transmission media may be printed-circuit board traces, backplanes, or cables. (Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other application specific characteristics).


SN65LVDS179D (Marked as **DL179** or **LVD179**) **SN65LVDS179DGK** (Marked as **S79**)



SN65LVDS180D (Marked as LVDS180) (TOP VIEW)









Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLLS301G - APRIL 1998 - REVISED MARCH 2000

description (continued)

AVAILABLE OPTIONS

	PACKAGE				
TA	SMALL OUTLINE (D)	SMALL OUTLINE (DGK)			
	SN65LVDS050D	_			
-40°C to 85°C	SN65LVDS051D	_			
-40 C 10 85°C	SN65LVDS179D	SN65LVDS179DGK			
	SN65LVDS180D	_			

NOTE:

The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other application specific characteristics.

The SN65LVDS179, SN65LVDS180, SN65LVDS050, and SN65LVDS051 are characterized for operation from -40°C to 85°C.

Function Tables

SN65LVDS179 RECEIVER

INPUTS	OUTPUT
$V_{ID} = V_A - V_B$	R
V _{ID} ≥ 100 mV	Н
-100 MV < V _{ID} < 100 mV	?
V _{ID} ≤ −100 mV	L
Open	Н

H = high level, L = low level, ? = indeterminate

SN65LVDS179 DRIVER

INPUT	OUTPUTS			
D	Υ	Z		
L	L	Н		
Н	Н	L		
Open	L	Н		

H = high level, L = low level

SN65LVDS180, SN65LVDS050, and SN65LVDS051 RECEIVER

INPUTS		OUTPUT
$V_{ID} = V_A - V_B$	RE	R
$V_{ID} \ge 100 \text{ mV}$	L	Н
-100 MV < V _{ID} < 100 mV	L	?
$V_{ID} \le -100 \text{ mV}$	L	L
Open	L	Н
Х	Н	Z

H = high level, L = low level, Z = high impedance,

X = don't care




SN65LVDS180, SN65LVDS050, and SN65LVDS051 DRIVER

INPUTS		OUT	PUTS
D	DE	Υ	Z
L	Н	L	Н
Н	Н	Н	L
Open	Н	L	Н
Χ	L	Z	Z

H = high level, L = low level, Z = high impedance, X = don't care

equivalent input and output schematic diagrams



SLLS301G - APRIL 1998 - REVISED MARCH 2000

absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Electrostatic discharge: Y, Z, A, B, and GND (see Note 2) CLass 3, A:12 kV, B:600 V Continuous power dissipation see dissipation rating table Storage temperature range—65°C to 150°C

NOTES: 1. All voltage values, except differential I/O bus voltages are with respect to network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C [†]	T _A = 85°C POWER RATING
D8	725 mW	5.8 mW/°C	377 mW
D14 or D16	950 mW	7.8 mW/°C	494 mW
DGK	424 mW	3.4 mW/°C	220 mW

[†]This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	3	3.3	3.6	V
High-level input voltage, V _{IH}	2			V
Low-level input voltage, V _{IL}			0.8	V
Magnitude of differential input voltage, V _{ID}	0.1		0.6	V
Common-mode input voltage, V _{IC} (see Figure 6)	$\frac{\left V_{\text{ID}}\right }{2}$	2	$\frac{ V_{ID} }{V_{CC}-0.8}$	V
Operating free–air temperature, T _A	-40		85	°C

device electrical characteristics over recommended operating conditions (unless otherwise noted)

PARAMETER		METER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		SN65LVDS179	No receiver load, Driver $R_L = 100 \Omega$		9	12	mA
			Driver and receiver enabled, No receiver load, Driver R_L = 100 Ω		9	12	
		SN65LVDS180	Driver enabled, Receiver disabled, $R_L = 100 \Omega$		5	7	mA
	311032703160	Driver disabled, Receiver enabled, No load		1.5	2	IIIA	
	Committee	Supply surrent SN65LVDS050 Disabled Drivers and receivers enabled, No receiver loads, Driver $R_L = 100 \Omega$ Drivers enabled, Receivers disabled, $R_L = 100 \Omega$ Drivers disabled, Receivers enabled, No loads	Disabled		0.5	1	
ICC	current		Drivers and receivers enabled, No receiver loads, Driver R _L = 100 Ω		12	20	
			Drivers enabled, Receivers disabled, $R_L = 100 \Omega$		10	16	^
				3	6	mA	
		Disabled	Disabled		0.5	1	
		SN65LVDS051	Drivers enabled, No receiver loads, Driver R _L = 100 Ω		12	20	mA
		3N03EVD3031	Drivers disabled, No loads		3	6	IIIA

[†] All typical values are at 25°C and with a 3.3-V supply.



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

^{2.} Tested in accordance with MIL-STD-883C Method 3015.7.

SLLS301G - APRIL 1998 - REVISED MARCH 2000

driver electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
IV _{OD} I	Differential output voltage magnitude		$R_{\rm I} = 100\Omega$	247	340	454	
ΔIV _{OD} I	Change in differential output voltage magnitude betwee states	een logic	See Figure 1 and Figure 2	-50		50	mV
Voc(ss)	Steady-state common-mode output voltage			1.125	1.2	1.375	V
Δ VOC(SS)	Change in steady-state common-mode output voltage logic states	oetween	See Figure 3	-50		50	mV
V _{OC(PP)}	Peak-to-peak common-mode output voltage				50	150	mV
l	High-level input current	DE	V _{IH} = 5 V		-0.5	-20	μА
l'IH	riigh-level input current	D			2	20	
l	Low-level input current	DE	V _{II} = 0.8 V	-0.5 2	-10	μΑ	
l'IL	Low-level input current	D	VIL = 0.0 V		2	10	μΛ
loo	Short-circuit output current		VOY or $VOZ = 0$ V		3	10	mA
los	Short-circuit output current		$V_{OD} = 0 V$		3	10	ША
lo-	High-impedance output current		V _{OD} = 600 mV			±1	μΑ
loz	riigh-impedance output current		$V_O = 0 \text{ V or } V_{CC}$			±1	μΑ
IO(OFF)	Power-off output current		$V_{CC} = 0 \text{ V}, V_{O} = 3.6 \text{ V}$			±1	μΑ
C _{IN}	Input capacitance				3		pF

receiver electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
V _{ITH+}	Positive-going differential input voltage threshold	See Figure 5 and Table 1			100	mV
V _{ITH} _	Negative-going differential input voltage threshold	See Figure 5 and Table 1	-100			IIIV
Vон	High-level output voltage	$I_{OH} = -8 \text{ mA}$	2.4			V
VOL	Low-level output voltage	$I_{OL} = 8 \text{ mA}$			0.4	V
1.	Input current (A or B inputs)	V _I = 0	-2	-11	-20	
יי	input current (A or B inputs)	V _I = 2.4 V	-1.2	-3		μΑ
I _{I(OFF)}	Power-off input current (A or B inputs)	$V_{CC} = 0$			±20	μΑ
lіН	High-level input current (enables)	V _{IH} = 5 V			±10	μΑ
I _{IL}	Low-level input current (enables)	V _{IL} = 0.8 V			±10	μΑ
loz	High-impedance output current	$V_O = 0 \text{ or } 5 \text{ V}$			±10	μΑ
Cl	Input capacitance			5		pF

[†] All typical values are at 25°C and with a 3.3-V supply.

SLLS301G - APRIL 1998 - REVISED MARCH 2000

driver switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output			1.7	2.7	ns
tPHL	Propagation delay time, high-to-low-level output	$R_L = 100\Omega$, $C_L = 10 pF$,		1.7	2.7	ns
t _r	Differential output signal rise time			0.8	1	ns
t _f	Differential output signal fall time	See Figure 6		0.8	1	ns
t _{sk(p)}	Pulse skew (t _{pHL} – t _{pLH}) [‡]	See Figure 0		300		ps
t _{sk(o)}	Channel-to-channel output skew§			150		ps
^t PZH	Propagation delay time, high-impedance-to-high-level output			4.3	10	ns
tPZL	Propagation delay time, high-impedance-to-low-level output	Soo Figure 7		4.6	10	ns
tPHZ	Propagation delay time, high-level-to-high-impedance output	See Figure 7		3.1	10	ns
tpLZ	Propagation delay time, low-level-to-high-impedance output			3.4	10	ns

[†] All typical values are at 25°C and with a 3.3-V.

receiver switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Propagation delay time, low-to-high-level output			3.7	4.5	ns
tPHL	Propagation delay time, high-to-low-level output			3.7	4.5	ns
tsk(p)	Pulse skew (tpHL - tpLH) [‡]	C _L = 10 pF, See Figure 6		0.3		ns
t _r	Output signal rise time	7		0.7	1.5	ns
t _f	Output signal fall time	7		0.9	1.5	ns
^t PZH	Propagation delay time, high-level-to-high-impedance output			2.5		ns
tPZL	Propagation delay time, low-level-to-low-impedance output	Con Figure 7		2.5		ns
^t PHZ	Propagation delay time, high-impedance-to-high-level output	See Figure 7		7		ns
tPLZ	Propagation delay time, low-impedance-to-high-level output			4		ns

[†] All typical values are at 25°C and with a 3.3-V.



 $[\]pm t_{sk(p)}$ is the magnitude of the time difference between the high-to-low and low-to-high propagation delay times at an output.

[§] t_{Sk(0)} is the magnitude of the time difference between the outputs of a single device with all of their inputs connected together.

[¶] t_{sk(pp)} is the magnitude of the time difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, same temperature, and have identical packages and test circuits.

[‡]t_{sk(p)} is the magnitude of the time difference between the high-to-low and low-to-high propagation delay times at an output.

 $[\]S$ $t_{sk(0)}$ is the magnitude of the time difference between the outputs of a single device with all of their inputs connected together.

[¶] t_{sk(pp)} is the magnitude of the time difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, same temperature, and have identical packages and test circuits.

driver






Figure 1. Driver Voltage and Current Definitions




NOTE A: All input pulses are supplied by a generator having the following characteristics: t_f or $t_f \le 1$ ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns . C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 2. Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal



NOTE A: All input pulses are supplied by a generator having the following characteristics: t_f or $t_f \le 1$ ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns. C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T. The measurement of $V_{OC(PP)}$ is made on test equipment with a -3 dB bandwidth of at least 300 MHz.

Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage



NOTE A: All input pulses are supplied by a generator having the following characteristics: t_f or $t_f \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns . C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 4. Enable and Disable Time Circuit and Definitions

PARAMETER MEASUREMENT INFORMATION

receiver





Figure 5. Receiver Voltage Definitions

Table 1. Receiver Minimum and Maximum Input Threshold Test Voltages

APPLIED VOLTAGES (V)		RESULTING DIFFERENTIAL INPUT VOLTAGE (mV)	RESULTING COMMON- MODE INPUT VOLTAGE (V)
VIA	V _{IB}	V _{ID}	VIC
1.25	1.15	100	1.2
1.15	1.25	-100	1.2
2.4	2.3	100	2.35
2.3	2.4	-100	2.35
0.1	0	100	0.05
0	0.1	-100	0.05
1.5	0.9	600	1.2
0.9	1.5	-600	1.2
2.4	1.8	600	2.1
1.8	2.4	-600	2.1
0.6	0	600	0.3
0	0.6	-600	0.3


receiver (continued)



NOTE A: All input pulses are supplied by a generator having the following characteristics: t_f or $t_f \le 1$ ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

Figure 6. Timing Test Circuit and Waveforms

receiver (continued)



NOTE A: All input pulses are supplied by a generator having the following characteristics: t_f or $t_f \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.




Figure 7. Enable/Disable Time Test Circuit and Waveforms



TYPICAL CHARACTERISTICS

COMMON-MODE INPUT VOLTAGE vs DIFFERENTIAL INPUT VOLTAGE







Figure 8








DRIVER

TYPICAL CHARACTERISTICS









DRIVER

TYPICAL CHARACTERISTICS

RECEIVER HIGH-TO-LOW LEVEL PROPAGATION DELAY TIME vs ^t PLH – High-To-Low Level Propagation Dealy Time – ns FREE-AIR TEMPERATURE 4.5 $V_{CC} = 3.3 V$ 4 $V_{CC} = 3 V$ 3.5 V_{CC} = 3.6 V 3 2.5 -30 90 -50 -10 10 30 70 T_A – Free–Air Temperature – $^{\circ}C$






Figure 16

APPLICATION INFORMATION

The devices are generally used as building blocks for high-speed point-to-point data transmission. Ground differences are less than 1 V with a low common—mode output and balanced interface for very low noise emissions. Devices can interoperate with RS-422, PECL, and IEEE-P1596. Drivers/Receivers maintain ECL speeds without the power and dual supply requirements.




Figure 17. Data Transmission Distance Versus Rate

APPLICATION INFORMATION

fail safe

One of the most common problems with differential signaling applications is how the system responds when no differential voltage is present on the signal pair. The LVDS receiver is like most differential line receivers, in that its output logic state can be indeterminate when the differential input voltage is between –100 mV and 100 mV and within its recommended input common-mode voltage range. TI's LVDS receiver is different in how it handles the open-input circuit situation, however.

Open-circuit means that there is little or no input current to the receiver from the data line itself. This could be when the driver is in a high-impedance state or the cable is disconnected. When this occurs, the LVDS receiver will pull each line of the signal pair to near V_{CC} through 300-k Ω resistors as shown in Figure 11. The fail-safe feature uses an AND gate with input voltage thresholds at about 2.3 V to detect this condition and force the output to a high-level regardless of the differential input voltage.





Figure 18. Open-Circuit Fail Safe of the LVDS Receiver

It is only under these conditions that the output of the receiver will be valid with less than a 100-mV differential input voltage magnitude. The presence of the termination resistor, Rt, does not affect the fail-safe function as long as it is connected as shown in the figure. Other termination circuits may allow a dc current to ground that could defeat the pullup currents from the receiver and the fail-safe feature.

MECHANICAL DATA

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012

MECHANICAL DATA

DGK (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion.

D. Falls within JEDEC MO-187

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated