## SN65LBC172A, SN75LBC172A QUADRUPLE RS-485 DIFFERENTIAL LINE DRIVERS

- Designed for TIA/EIA-485, TIA/EIA-422, and ISO 8482 Applications
- Signaling Ratest up to 30 Mbps
- Propagation Delay Times <11 ns
- Low Standby Power Consumption 1.5 mA Max
- Output ESD Protection Exceeds 13 kV
- Driver Positive- and Negative-Current Limiting
- Power-Up and Power-Down Glitch-Free for Live Insertion Applications
- Thermal Shutdown Protection
- Industry Standard Pin-Out, Compatible With SN75172, AM26LS31, DS96172, LTC486, and MAX3045


## description

The SN65LBC172A and SN75LBC172A are quadruple differential line drivers with 3-state outputs, designed for TIA/EIA-485 (RS-485), TIA/EIA-422 (RS-422), and ISO 8482 applications.

logic diagram (positive logic)


## logic diagram (positive logic)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LinBiCMOS is a trademark of Texas Instruments.
†The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).


## description (continued)

These devices are optimized for balanced multipoint bus transmission at signalling rates up to 30 million bits per second. The transmission media may be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise coupling to the environment.

Each driver features current limiting and thermal-shutdown circuitry making it suitable for high-speed mulitpoint data transmission applications in noisy environments. These devices are designed using LinBiCMOS ${ }^{m}$, facilitating low power consumption and robustness.
The $G$ and $\bar{G}$ inputs provide driver enable control using either positive or negative logic. When disabled or powered off, the driver outputs present a high-impedance to the bus for reduced system loading.
The SN75LBC172A is characterized for operation over the temperature range of $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$. The SN65LBC172A is characterized over the temperature range from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

AVAILABLE OPTIONS

| $\mathbf{T}_{\mathbf{A}}$ | PACKAGE |  |  |
| :---: | :---: | :---: | :---: |
|  | 16-PIN PLASTIC <br> SMALL OUTLINEt <br> (JEDEC MS-013) | 20-PIN PLASTIC <br> SMALL OUTLINEt <br> (JEDEC MS-013) | 16-PIN PLASTIC <br> THROUGH-HOLE <br> (JEDEC MS-001) |
|  | SN75LBC172A16DW | SN75LBC172ADW | SN75LBC172AN |
| $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | Marked as 75LBC172A |  |  |
|  | SN65LBC172A16DW |  |  |
|  | SN65LBC172ADW as 65LBC172A |  |  |

$\dagger$ Add R suffix for taped and reeled version.
FUNCTION TABLE
(EACH DRIVER)

| INPUT | ENABLES |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{A}$ | $\mathbf{G}$ | $\overline{\mathbf{G}}$ | $\mathbf{Y}$ | $\mathbf{Z}$ |
| L | H | X | L | H |
| L | X | L | L | H |
| H | H | X | H | L |
| H | X | L | H | L |
| OPEN | H | X | H | L |
| OPEN | X | L | H | L |
| H | OPEN | X | H | L |
| L | OPEN | X | L | H |
| X | L | H | Z | Z |
| X | L | OPEN | Z | Z |

$\mathrm{H}=$ high level, $\mathrm{L}=$ low level, $\mathrm{X}=$ irrelevant,
$\mathrm{Z}=$ high impedance (off)

# SN65LBC172A, SN75LBC172A <br> QUADRUPLE RS-485 DIFFERENTIAL LINE DRIVERS 

SLLS447B - OCTOBER 2000 - REVISED MAY 2003

## equivalent input and output schematic diagrams



## absolute maximum ratings $\dagger$

Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ (see Note 1)
-0.3 V to 6 V
Output voltage range, $\mathrm{V}_{\mathrm{O}}$, at any bus (steady state) ............................................. 10 V to 15 V
Output voltage range, $\mathrm{V}_{\mathrm{O}}$, at any bus (transient pulse through $100 \Omega$, see Figure 8) ............. -30 V to 30 V
Electrostatic discharge: Human body model (see Note 2) Y, Z, and GND ....................... 13 kV
Charged-device model (see Note 3) All pins ................................... 1 kV

> Continuous power dissipation See Dissipation Rating Table Lead temperature $1,6 \mathrm{~mm}$ ( $1 / 16 \mathrm{inch}$ ) from case for 10 seconds $260^{\circ} \mathrm{C}$
> $\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
> NOTES: 1. All voltage values, except differential I/O bus voltages, are with respect to GND.
> 2. Tested in accordance with JEDEC standard 22, Test Method A114-A.
> 3. Tested in accordance with JEDEC standard 22, Test Method C101.

DISSIPATION RATING TABLE

| PACKAGE | JEDEC BOARD MODEL | $\mathrm{T}_{\mathrm{A}} \leq 25^{\circ} \mathrm{C}$ <br> POWER RATING | DERATING FACTOR $\ddagger$ <br> ABOVE TA $=25^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ <br> POWER RATING | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ <br> POWER RATING |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 16-PIN DW | Low K | 1200 mW | $9.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | 769 mW | 625 mW |
|  | High K | 2240 mW | $17.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | 1434 mW | 1165 mW |
| 20-PIN DW | Low K | 1483 mW | $11.86 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | 949 mW | 771 mW |
|  | High K | 2753 mW | $22 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | 1762 mW | 1432 mW |
| 16-PIN N | Low K | 1150 mW | $9.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | 736 mW | 598 mW |

$\ddagger$ This is the inverse of the junction-to-ambient thermal resistance when board-mounted with no air flow.
recommended operating conditions

|  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ |  | 4.75 | 5 | 5.25 | V |
| Voltage at any bus terminal | Y, Z | -7 |  | 12 | V |
| High-level input voltage, $\mathrm{V}_{\mathrm{IH}}$ | $A, \bar{G}$ | 2 |  | $\mathrm{V}_{\mathrm{CC}}$ |  |
| Low-level input voltage, $\mathrm{V}_{\mathrm{IL}}$ | A, G, G | 0 |  | 0.8 | V |
| Output current |  | -60 |  | 60 | mA |
|  | SN75LBC172A | 0 |  | 70 |  |
| Operating free-air temperature, $\mathrm{T}_{A}$ | SN65LBC172A | -40 |  | 85 | C |

electrical characteristics over recommended operating conditions

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYP $\dagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IK }}$ | Input clamp voltage | $\mathrm{I}=-18 \mathrm{~mA}$ |  | -1.5 | -0.77 |  | V |
| $\mathrm{V}_{\mathrm{O}}$ | Open-circuit output voltage | Y or Z, No load |  | 0 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\left\|\mathrm{V}_{\mathrm{OD}(\mathrm{SS})}\right\|$ | Steady-state differential output voltage magnitude $\ddagger$ | No load (open circuit) |  | 3 |  | $\mathrm{V}_{\mathrm{CC}}$ |  |
|  |  | $\mathrm{R}_{\mathrm{L}}=54 \Omega$, see Figure 1 |  | 1 | 1.6 | 2.5 | v |
|  |  | With common-mode loading, see Figure 2 |  | 1 | 1.6 | 2.5 |  |
| $\Delta \mathrm{V}$ OD(SS) | Change in steady-state differential output voltage between logic states | See Figure 1 |  | -0.1 |  | 0.1 | V |
| VOC(SS) | Steady-state common-mode output voltage | See Figure 3 |  | 2 | 2.4 | 2.8 | V |
| $\Delta \mathrm{V}$ OC(SS) | Change in steady-state common-mode output voltage between logic states | See Figure 3 |  | -0.02 |  | 0.02 | V |
| 1 | Input current | A, G, $\overline{\mathrm{G}}$ |  | -50 |  | 50 | $\mu \mathrm{A}$ |
| Ios | Short-circuit output current | $\mathrm{V}_{\text {TEST }}=-7 \mathrm{~V}$ to 12 V , See Figure 7 | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ | -200 |  | 200 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ |  |  |  |  |
| loz | High-impedance-state output current |  | G at $0 \mathrm{~V}, \overline{\mathrm{G}}$ at $\mathrm{V}_{\mathrm{CC}}$ | -50 |  | 50 |  |
| IO(OFF) | Output current with power off |  | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| ICC | Supply current | $\begin{aligned} & V_{1}=0 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{CC}}, \\ & \text { No load } \end{aligned}$ | All drivers enabled |  |  | 23 | mA |
|  |  |  | All drivers disabled |  |  | 1.5 |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $25^{\circ} \mathrm{C}$.
$\ddagger$ The minimum $V_{O D}$ may not fully comply with TIA/EIA-485-A at operating temperatures below $0^{\circ} \mathrm{C}$. System designers should take the possibly of lower output signal into account in determining the maximum signal transmission distance.

## SN65LBC172A, SN75LBC172A QUADRUPLE RS-485 DIFFERENTIAL LINE DRIVERS

SLLS447B - OCTOBER 2000 - REVISED MAY 2003
switching characteristics over recommended operating conditions

$\dagger$ Output skew $\left(\mathrm{t}_{\mathrm{sk}(0)}\right)$ is the magnitude of the time delay difference between the outputs of a single device with all of the inputs connected together.
$\ddagger$ Part-to-part skew $\left(t_{\mathrm{sk}}(\mathrm{pp})\right)$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same input signals, the same supply voltages, at the same temperature, and have identical packages and test circuits.

## PARAMETER MEASUREMENT INFORMATION



Figure 1. Test Circuit, $\mathrm{V}_{\mathrm{OD}}$ Without Common-Mode Loading


Figure 2. Test Circuit, $\mathrm{V}_{\mathrm{OD}}$ With Common-Mode Loading

$\dagger$ PRR $=1 \mathrm{MHz}, 50 \%$ duty cycle, $\mathrm{t}_{\mathrm{r}}<6 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}}<6 \mathrm{~ns}, \mathrm{ZO}=50 \Omega$
$\ddagger$ Includes probe and jig capacitance
Figure 3. Voc Test Circuit

$\dagger \mathrm{PRR}=1 \mathrm{MHz}, 50 \%$ duty cycle, $\mathrm{t}_{\mathrm{r}}<6 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}}<6 \mathrm{~ns}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$
$\ddagger$ Includes probe and jig capacitance


Figure 4. Output Switching Test Circuit and Waveforms

PARAMETER MEASUREMENT INFORMATION

$\dagger \mathrm{PRR}=1 \mathrm{MHz}, 50 \%$ duty cycle, $\mathrm{t}_{\mathrm{r}}<6 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}}<6 \mathrm{~ns}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$
$\ddagger$ Includes probe and jig capacitance
§ 3-V if testing Y output, 0 V if testing Z output


Figure 5. Enable Timing Test Circuit and Waveforms, $\mathrm{t}_{\mathrm{PZH}}$ and $\mathrm{t}_{\mathrm{PHZ}}$

## PARAMETER MEASUREMENT INFORMATION


$\dagger$ PRR $=1 \mathrm{MHz}, 50 \%$ duty cycle, $\mathrm{t}_{\mathrm{r}}<6 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}}<6 \mathrm{~ns}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$
$\ddagger$ Includes probe and jig capacitance
§ 3-V if testing Y output, 0 V if testing Z output


Figure 6. Enable Timing Test Circuit and Waveforms, $t_{P Z L}$ and $t_{P L Z}$

## QUADRUPLE RS-485 DIFFERENTIAL LINE DRIVERS



Figure 7. Test Circuit, Short-Circuit Output Current


Figure 8. Test Circuit and Waveform, Transient Over-Voltage

## TYPICAL CHARACTERISTICS



## QUADRUPLE RS-485 DIFFERENTIAL LINE DRIVERS

TYPICAL CHARACTERISTICS


Figure 13. Eye Pattern, Pseudorandom Data at 30 Mbps


Figure 14. Typical Application Circuit, DSP-to-DSP Link via Serial Peripheral Interface

## SN65LBC172A, SN75LBC172A QUADRUPLE RS-485 DIFFERENTIAL LINE DRIVERS

MECHANICAL DATA
DW (R-PDSO-G**)
16 PINS SHOWN


| PINS ** | 16 | 20 | 24 | 28 |
| :---: | :---: | :---: | :---: | :---: |
| A MAX | 0.410 <br> $(10,41)$ | 0.510 <br> $(12,95)$ | 0.610 <br> $(15,49)$ | 0.710 <br> $(18,03)$ |
| A MIN | 0.400 <br> $(10,16)$ | 0.500 <br> $(12,70)$ | 0.600 <br> $(15,24)$ | 0.700 <br> $(17,78)$ |

4040000/D 01/00
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.
D. Falls within JEDEC MS-013

## MECHANICAL DATA

N (R-PDIP-T**)
PLASTIC DUAL-IN-LINE PACKAGE
16 PINS SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-001 (20-pin package is shorter than MS-001).

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:<br>Texas Instruments<br>Post Office Box 655303<br>Dallas, Texas 75265

