
- Generate Either Odd or Even Parity for Nine Data Lines
- Cascadable for n-Bit Parity
- Direct Bus Connection for Parity Generation or Checking by Using the Parity I/O Port
- Glitch-Free Bus During Power Up/Down
- Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


description

The SN54AS286 and SN74AS286 universal 9-bit parity generators/checkers feature a local output for parity checking and a 48-mA bus-driving parity input/output (I/O) port for parity generation/checking. The word-length capability is easily expanded by cascading.

The transmit (XMIT) control input is implemented specifically to accommodate cascading. When XMIT is low, the parity tree is disabled and PARITY ERROR remains at a high logic level regardless of the input levels. When XMIT is high, the parity tree is enabled. PARITY ERROR indicates a parity error when either an even number of inputs (A–I) are high and PARITY I/O is forced to a low logic level, or when an odd number of inputs are high and PARITY I/O is forced to a high logic level.



SN54AS286 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

The I/O control circuitry was designed so that the I/O port remains in the high-impedance state during power up or power down to prevent bus glitches.

The SN54AS286 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74AS286 is characterized for operation from 0° C to 70° C.


FUNCTION TABLE

NUMBER OF INPUTS (A-I) THAT ARE HIGH	XMIT	PARITY I/O	PARITY ERROR		
0, 2, 4, 6, 8	I	Н	Н		
1, 3, 5, 7, 9	I	L	Н		
02469	h	h	Н		
0, 2, 4, 6, 8	h	I	L		
12570	h	h	L		
1, 3, 5, 7, 9	h	1	Н		

h = high input level H = high output level I = low input level L = low output level




logic symbol†



 $[\]dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC}	
Input voltage, V _I	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, TA: SN54AS286	–55°C to 125°C
SN74AS286	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

				SN54AS286			SN74AS286			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V	
V_{IH}	V _{IH} High-level input voltage		2			2			V	
V_{IL}	Low-level input voltage				0.8			0.8	V	
	IOH High-level output current	PARITY ERROR			-2			-2	mA	
IOH		PARITY I/O			-12			-15	IIIA	
IOL Low-level output current	PARITY ERROR			20			20	^		
	Low-level output current	PARITY I/O			32			48	mA	
TA	Operating free-air temperature	•	-55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST COL	IDITIONS	SN	SN54AS286		SN74AS286			
		lesi cor	ST CONDITIONS		TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT
VIK		V _{CC} = 4.5 V,	I _I = -18 mA			-1.2			-1.2	V
	All outputs	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$	V _{CC} -2	!		V _{CC} -2	!		
\/o		V _{CC} = 4.5 V	$I_{OH} = -3 \text{ mA}$	2.4	2.9		2.4	3		V
VOH	PARITY I/O		$I_{OH} = -12 \text{ mA}$	2.4						
			$I_{OH} = -15 \text{ mA}$				2.4			
l _{VOI}	PARITY ERROR	V _{CC} = 4.5 V	I _{OL} = 20 mA		0.35	0.5		0.35	0.5	٧
	PARITY I/O		$I_{OL} = 32 \text{ mA}$			0.5				
	PARITI I/O		I _{OL} = 48 mA						0.5	
PARITY I/O	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	V _I = 5.5 V			0.1			0.1	mA	
¹ 1	All other inputs	V _{CC} = 5.5 V	V _I = 7 V			0.1			0.1	IIIA
1	PARITY I/O§	V _{CC} = 5.5 V,	V _I = 2.7 V			50			50	μΑ
lН	All other inputs	vCC = 5.5 v,	V = 2.7 V			20			20	μΑ
PARITY I/O All other inputs	PARITY I/O§	V 55V	V _I = 0.4 V			-0.5			-0.5	mA
	V _{CC} = 5.5 V,	V = 0.4 V			-0.5			-0.5	IIIA	
Io¶		$V_{CC} = 5.5 \text{ V},$	V _O = 2.25 V	-30		-112	-30		-112	mA
loo	Transmit	V _{CC} = 5.5 V			30	43		30	43	mA
ICC	Receive	VCC = 0.5 V			35	50		35	50	ША

The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C. § For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

SN54AS286, SN74AS286 9-BIT PARITY GENERATORS/CHECKERS WITH BUS-DRIVER PARITY I/O PORT

SDAS050B - DECEMBER 1983 - REVISED DECEMBER 1994


switching characteristics (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC} = 4.5 V to 5.5 V, C_L = 50 pF, $R1$ = 500 Ω , $R2$ = 500 Ω , T_A = MIN to MAX [†]				UNIT
			SN54A	\S286	SN74AS286		
			MIN	MAX	MIN	MAX	
^t PLH	Any A – I	DARITY I/O	3	17	3	15	ns
^t PHL		PARITY I/O	3	15	3	14	115
^t PLH	Any A – I	DARITY ERROR	3	20	3	16.5	ns
^t PHL	Ally A – I	PARITY ERROR	3	18	3	16.5	115
^t PLH	PARITY I/O	DADITY EDDOD	3	10	3	9	ns
^t PHL		PARITY ERROR	3	10	3	9	115
^t PZH	\ <u>\</u>	DADITY I/O	3	14	3	13	20
^t PZL	XMIT	PARITY I/O	3	17	3	16	ns
^t PHZ	XMIT	PARITY I/O	3	13	3	11.5	ne
^t PLZ		PARITI/U	3	11	3	10	ns

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

APPLICATION INFORMATION

Figure 1 shows a 32-bit parity generator/checker with output polarity switching, parity-error detection, and parity on every byte.




Pin numbers shown are for the D, J, and N packages.

Figure 1. 32-Bit Parity Generator/Checker



APPLICATION INFORMATION

Figure 2 shows a 90-bit parity generator/checker with XMIT on the last stage available for use with parity detection.




Pin numbers shown are for the D, J, and N packages.

Figure 2. 90-Bit Parity Generator/Checker With Parity-Error Detection



PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, t_{Γ} = t_{f} = 2 ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 3. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated