
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- High-Drive Outputs (-32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- High-Impedance State During Power Up and Power Down
- Parity-Error Flag With Parity Generator/Checker
- Latch for Storage of Parity-Error Flag
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Plastic (NT) and Ceramic (JT) DIPs


#### description

The 'ABT853 8-bit to 9-bit parity transceivers are designed for communication between data buses. When data is transmitted from the A bus to the B bus, a parity bit is generated. When data is transmitted from the B bus to the A bus with its corresponding parity bit, the open-collector parity-error (ERR) output indicates whether or not an error in the B data has occurred. The output-enable (OEA and OEB) inputs can be used to disable the device so that the buses are effectively isolated. The 'ABT853 transceivers provide true data at their outputs.

#### SN54ABT853...JT OR W PACKAGE SN74ABT853...DB, DW, NT, OR PW PACKAGE (TOP VIEW)



## SN54ABT853...FK PACKAGE (TOP VIEW)



NC - No internal connection

A 9-bit parity generator/checker generates a parity-odd (PARITY) output and monitors the parity of the I/O ports with the  $\overline{\text{ERR}}$  flag. The parity-error output can be passed, sampled, stored, or cleared from the latch using the latch-enable ( $\overline{\text{LE}}$ ) and clear ( $\overline{\text{CLR}}$ ) control inputs. When both  $\overline{\text{OEA}}$  and  $\overline{\text{OEB}}$  are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.

When  $V_{CC}$  is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated.



### description (continued)


The SN54ABT853 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT853 is characterized for operation from -40°C to 85°C.

#### **FUNCTION TABLE**

			INPUTS	3			OUTPU	TS AND I/O	s	
OEB	OEA	CLR	LE	$\begin{array}{c} \textbf{Ai} \\ \Sigma  \textbf{OF}  \textbf{H} \end{array}$	Bi† Σ OF H	Α	В	PARITY	ERR‡	FUNCTION
L	Н	Х	Х	Odd Even	NA	NA	Α	L H	NA	A data to B bus and generate parity
Н	L	Х	L	NA	Odd Even	В	NA	NA	H L	B data to A bus and check parity
Н	L	Н	Н	NA	Х	Х	NA	NA	NC	Store error flag
Х	Χ	L	Н	Х	Х	Х	NA	NA	Н	Clear error flag register
н	Н	H L X	H H L	X X L Odd H Even	Х	Z	Z	Z	NC H H L	Isolation <sup>§</sup> (parity check)
L	L	Х	Х	Odd Even	NA	NA	А	H L	NA	A data to B bus and generate inverted parity

NA = not applicable, NC = no change, X = don't care

## logic symbol¶



 $<sup>\</sup>P$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, NT, PW, and W packages.




<sup>†</sup> Summation of high-level inputs includes PARITY along with Bi inputs.

<sup>‡</sup> Output states shown assume ERR was previously high.

<sup>§</sup> In this mode, ERR (when clocked) shows inverted parity of the A bus.

## logic diagram (positive logic)




Pin numbers shown are for the DB, DW, JT, NT, PW, and W packages.

#### **ERROR-FLAG FUNCTION TABLE**

INPUTS		INTERNAL TO DEVICE	OUTPUT PRESTATE	OUTPUT ERR	FUNCTION	
CLR	LE	POINT P	ERR <sub>N-1</sub> †	LIXIX		
	-	L	Х	L	Pass	
	L	Н	^	Н	Pass	
		L	X	L		
Н	L	L	Х	L	L	Sample
		Н	Н	Н		
L	Н	Х	Х	Н	Clear	
Н	Н	Х	L	L	Store	
	П	^	Н	Н	Store	

<sup>†</sup>The state of ERR before changes at CLR, LE, or point P



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7	V
Input voltage range, V <sub>I</sub> : Except I/O ports (see No	ote 1)0.5 V to 7	V
Voltage range applied to any output in the high of	or power-off state, V <sub>O</sub> 0.5 V to 5.5	V
Current into any output in the low state, IO: SN54	64ABT853 96 m	nΑ
SN7	'4ABT853	nΑ
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–18 m	nΑ
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 m	nΑ
Package thermal impedance, $\theta_{JA}$ (see Note 2):	DB package	W
	DW package 81°C/	W
	N package 67°C/	W
	PW package 120°C/	W
Storage temperature range, T <sub>stg</sub>		°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.



## SN54ABT853, SN74ABT853 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS198F - FEBRUARY 1991 - REVISED OCTOBER 1997

## recommended operating conditions (see Note 3)

			SN54A	BT853	SN74A	UNIT	
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		V
V <sub>IL</sub>	Low-level input voltage			0.8		0.8	V
VI	Input voltage		0	Vcc	0	VCC	V
Vон	High-level output voltage	ERR		5.5		5.5	V
IOH	High-level output current	Except ERR		-24		-32	mA
lOL	Low-level output current			48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		200		200	·	μs/V
T <sub>A</sub>	Operating free-air temperature		<b>–</b> 55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CON	DITIONS	T <sub>A</sub> = 25°C			SN54A	BT853	SN74ABT853		UNIT
PAR	RAMETER	TEST CON	DITIONS	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNII
VIK		$V_{CC} = 4.5 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5		
VOH	All outputs	$V_{CC} = 5 V$ ,	$I_{OH} = -3 \text{ mA}$	3			3		3		V
<sup>V</sup> OH	except ERR	V <sub>CC</sub> = 4.5 V	$I_{OH} = -24 \text{ mA}$	2			2				v
		VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$	2*					2		
VOL		V <sub>CC</sub> = 4.5 V	$I_{OL} = 24 \text{ mA}$			0.55		0.55			V
VOL		VCC = 4.5 V	I <sub>OL</sub> = 64 mA			0.55*				0.55	V
V <sub>hys</sub>					100	_					mV
ЮН	ERR	V <sub>CC</sub> = 4.5 V,	V <sub>OH</sub> = 5.5 V			50		50		50	μΑ
l <sub>I</sub>	Control inputs	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = V <sub>CC</sub> or GND			±1		±1		±1	μΑ
<u>'</u>	A or B ports	VCC = 0.5 V,	VI = VCC 01 OND			±100		±100		±100	μΑ
lozpu <sup>‡</sup>	:	$V_{CC} = 0 \text{ to } 2.1 \text{ V},$ $V_{O} = 0.5 \text{ V to } 2.7 \text{ V}, \overline{\text{OE}}$	= X			±50		±50		±50	μΑ
lozpd‡	:	$V_{CC} = 2.1 \text{ V to } 0,$ $V_{O} = 0.5 \text{ V to } 2.7 \text{ V, } \overline{\text{OE}}$	= X			±50		±50		±50	μΑ
IOZH§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			10		10		10	μΑ
lozL§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V			-10		-10		-10	μΑ
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O \le 4.5 \text{ V}$			±100				±100	μΑ
ICEX		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50		50		50	μА
IOI		$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 2.5 V	-50	-100	-200#	-50	-200#	-50	-200#	mA
		V <sub>CC</sub> = 5.5 V,	Outputs high		1	250		450		250	μΑ
Icc	A or B ports	$I_{O} = 0$ ,	Outputs low		24	38		38		38	mA
		$V_I = V_{CC}$ or GND	Outputs disabled		0.5	250		450		250	μΑ
	Data issues	V <sub>CC</sub> = 5.5 V, One input at 3.4 V,	Outputs enabled			1.5		1.5		1.5	mA
ΔICC	Data inputs	Other inputs at V <sub>CC</sub> or GND	Outputs disabled			50		50		50	μА
	Control inputs	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND				1.5		1.5		1.5	mA
Ci	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V			4.5						pF
C <sub>io</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V			10.5						pF

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.



<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ .

<sup>&</sup>lt;sup>‡</sup> This parameter is characterized, but not production tested.

<sup>§</sup> The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

¶ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

<sup>#</sup>This data sheet limit can vary among suppliers.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

					SN54A	BT853	SN74A	UNIT		
			MIN	MAX	MIN	MAX	MIN	MAX		
t <sub>W</sub>	Pulse duration	LE high or low	3.5		3.5		3.5		ns	
	ruise duration	CLR low	4		4		4		115	
	Setup time	B or PARITY before LE↓	9.4†		10.2		9.4†			
t <sub>su</sub>	Setup time	CLR before LE↓	2	2 2	2		2		ns	
th	Hold time	B or PARITY after LE↓	after LE↓ 0 0			0				
	noid time	CLR after LE↓	3		3		3		ns	


<sup>†</sup> This data sheet limit can vary among suppliers.

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	TO V <sub>CC</sub> = 5 \ (OUTPUT)		SN54ABT853		SN74ABT853		UNIT		
	(INPUT)	(001F01)	MIN	TYP MAX	MIN	MAX	MIN	MAX			
<sup>t</sup> PLH	A or B	B or A	1.2	4.8	1.2	6.4	1.2	5.3	ns		
<sup>t</sup> PHL	AOIB	BULA	1	4.8†	1	5.4	1	5.3†	115		
<sup>t</sup> PLH	,	PARITY	2.1	9.5	2.1	13.3	2.1	11.2	ns		
<sup>t</sup> PHL	А	FARITI	2.5	9.7	2.5	11	2.5	11	115		
<sup>t</sup> PLH	ŌĒ	PARITY	1.8	8.5	1.8	13.6	1.8	10.5	ns		
<sup>t</sup> PHL	OE	PARIT	2.3	8.6	2.3	11.7	2.3	10	115		
<sup>t</sup> PLH	CLR	ERR	1	5.5	1	6.3	1	6.2	ns		
<sup>t</sup> PLH	<u>LE</u>	EDD	1.8	5.1	1.8	6.1	1.8	6	ns		
<sup>t</sup> PHL	LE	ERR	1†	5.8	1†	6.7	1	6.6	115		
<sup>t</sup> PLH	B or PARITY	EDD	2	10.1	2	11.8	2	11.7	ns		
<sup>t</sup> PHL	BULFARITI	ERR	2.2†	11.5	2.2†	12.9	2.2†	12.8	115		
<sup>t</sup> PZH		A D DADITY	A D DADITY	1	5.8†	1	8.8	1	6.7†	ns	
t <sub>PZL</sub>	ŌĒ	A or B or PARITY	1.5†	5.8	1.5†	9.8	1.5†	6.7	IIS		
<sup>t</sup> PHZ	ŌĒ	A or B or DADITY	1.8†	7.3	1.8†	9.5	1.8†	7.9	ne		
<sup>t</sup> PLZ	) OE	A or B or PARITY	A or B or PARITY	OE A OF B OF PARITY	2.1†	7.2	2.1†	8.2	2.1†	8.1	ns

 $<sup>\</sup>ensuremath{^{\dagger}}$  This data sheet limit can vary among suppliers.

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 2.5 \text{ ns.}$  tf  $\leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated