
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce)
  1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- High-Drive Outputs (-32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- Package Options Include Plastic Small-Outline ((DW)) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs

#### description


These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers.

Output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input selects real-time data, and a high input selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'ABT652.

#### SN54ABT652... JT PACKAGE SN74ABT652... DB, DW, OR NT PACKAGE (TOP VIEW)



# SN54ABT652...FK PACKAGE (TOP VIEW)



NC - No internal connection

Data on the A or B data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the select- or enable-control pins. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. When all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.

To ensure the high-impedance state during power up or power down,  $\overline{\text{OEBA}}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver (B to A). OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver (A to B).

The SN74ABT652 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

EPIC-IIB is a trademark of Texas Instruments Incorporated

### SN54ABT652, SN74ABT652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS070D - JULY 1991 - REVISED JULY 1994

#### description (continued)

The SN54ABT652 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ABT652 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

#### **FUNCTION TABLE**

		INPU <sup>-</sup>	гѕ			DATA	\ I/O†	OPERATION OR FUNCTION
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	OPERATION OR FUNCTION
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation
L	Н	$\uparrow$	$\uparrow$	X	X	Input	Input	Store A and B data
X	Н	$\uparrow$	H or L	X	X	Input	Unspecified <sup>‡</sup>	Store A, hold B
Н	Н	$\uparrow$	$\uparrow$	X‡	X	Input	Output	Store A in both registers
L	X	H or L	$\uparrow$	X	X	Unspecified <sup>‡</sup>	Input	Hold A, store B
L	L	$\uparrow$	$\uparrow$	X	X‡	Output	Input	Store B in both registers
L	L	Χ	Χ	X	L	Output	Input	Real-time B data to A bus
L	L	Χ	H or L	X	Н	Output	Input	Stored B data to A bus
Н	Н	X	Χ	L	X	Input	Output	Real-time A data to B bus
Н	Н	H or L	Χ	Н	X	Input	Output	Stored A data to B bus
Н	L	H or L	H or L	Н	Н	Output	Output	Stored A data to B bus and stored B data to A bus

<sup>†</sup> The data output functions may be enabled or disabled by a variety of level combinations at the OEAB or OEBA inputs. Data input functions are always enabled; i.e., data at the bus pins is stored on every low-to-high transition on the clock inputs.

<sup>‡</sup> Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered in order to load both registers.





Figure 1. Bus-Management Functions

Pin numbers shown are for the DB, DW, JT, and NT packages.




# logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, and NT packages.



# logic diagram (positive logic)



Pin numbers shown are for the DB, DW, JT, and NT packages.

# SN54ABT652, SN74ABT652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS070D - JULY 1991 - REVISED JULY 1994

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	
Voltage range applied to any output in the high state or power-off state, $V_{\mbox{\scriptsize O}}$	
Current into any output in the low state, IO: SN54ABT652	96 mA
SN74ABT652	128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–18 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	50 mA
Maximum power dissipation at T <sub>A</sub> = 55°C (in still air) (see Note 2): DB package	0.65 W
DW package	1.7 W
NT package	1.3 W
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the NT package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

#### recommended operating conditions (see Note 3)

		SN54ABT652		SN74A	UNIT	
		MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2	No	2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0 (	Vcc	0	VCC	V
loh	High-level output current	ζ)	-24		-32	mA
loL	Low-level output current	20	48		64	mA
Δt/Δν	Input transition rise or fall rate	PAC.	5		5	ns/V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS			Т	A = 25°C	;	SN54ABT652		SN74ABT652		UNIT
PARAMETER				MIN	TYP†	MAX	MIN	MAX	MIN	MAX	ONIT
VIK	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA				-1.2		-1.2		-1.2	V
	$V_{CC} = 4.5 \text{ V}, \qquad I_{OH} = -3 \text{ mA}$						2.5		2.5		
V	V <sub>CC</sub> = 5 V,	3			3		3		V		
VOH	V <sub>CC</sub> = 4.5 V	$I_{OH} = -24 \text{ mA}$		2			2				V
	VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$		2*					2		
Voi	V00 - 4 5 V	I <sub>OL</sub> = 48 mA				0.55		0.55			V
VOL	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 64 mA				0.55*		N		0.55	٧
1.	$V_{CC} = 5.5 \text{ V},$		Control inputs			±1		±1		±1	
lį	$V_I = V_{CC}$ or GND		A or B ports			±100		±100		±100 μA	μΑ
lozh‡	$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 2.7 V				50	1	50		50	μΑ
lozL <sup>‡</sup>	$V_{CC} = 5.5 \text{ V},$	$V_0 = 0.5 V$				-50	$\mathcal{D}_{\mathcal{H}}$	-50		-50	μΑ
l <sub>off</sub>	$V_{CC} = 0$ ,	$V_I$ or $V_O \le 4.5$	V			±100	<sup>7</sup> 0į			±100	μΑ
ICEX	$V_{CC} = 5.5 \text{ V},$	$V_0 = 5.5 \text{ V}$	Outputs high			50	d	50		50	μΑ
ΙΟ§	$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.5 \text{ V}$		-50	-100	-180	-50	-180	-50	-180	mA
	.,		Outputs high			250		250		250	μΑ
ICC	$V_{CC} = 5.5 \text{ V},$ $V_{I} = V_{CC} \text{ or GND}$	$I_O = 0$ ,	Outputs low			30		30		30	mA
	V1 = VCC 01 014B		Outputs disabled			250		250		250	μΑ
ΔICC¶	$V_{CC} = 5.5 \text{ V},$ Other inputs at $V_{C}$		4 V,			1.5		1.5		1.5	mA
Ci	V <sub>I</sub> = 2.5 V or 0.5 V		Control inputs		7						pF
C <sub>io</sub>	$V_0 = 2.5 \text{ V or } 0.5 \text{ V}$	/	A or B ports		12						pF

<sup>\*</sup> On products compliant to MIL-STD-883, Class B, this parameter does not apply.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT652		SN74ABT652		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency	0	125	0	125	0	125	MHz
t <sub>W</sub>	Pulse duration, CLK high or low	4		40	IL II	4		ns
t <sub>su</sub>	Setup time, A or B before CLKAB↑ or CLKBA↑	3.5		3.5		3.5		ns
th	Hold time, A or B after CLKAB↑ or CLKBA↑	0		0		0	·	ns

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ .

<sup>&</sup>lt;sup>‡</sup> The parameters IOZH and IOZL include the input leakage current.

<sup>§</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

<sup>¶</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

# SN54ABT652, SN74ABT652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS


SCBS070D - JULY 1991 - REVISED JULY 1994

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L$ = 50 pF (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT652		SN74ABT652		UNIT	
	(INPOT)	(001701)	MIN	TYP	MIN	MIN	MAX	MIN	MAX		
f <sub>max</sub>			125	200		125		125		MHz	
<sup>t</sup> PLH	CLK	B or A	2.2	5.3	6.8	2.2	8.2	2.2	7.8		
<sup>t</sup> PHL	CLK	BULA	1.7	5.9	7.4	1.7	8.8	1.7	8.4	ns	
<sup>t</sup> PLH	A or B	B or A	1.5	4.4	5.7	1.5	7	1.5	6.7	ns	
<sup>t</sup> PHL		BOIA	1.5	4.4	5.7	1.5	4	1.5	6.7	115	
<sup>t</sup> PLH	SAB or SBA†	B or A	1.5	4.6	5.9	1.5	7.4	1.5	6.9	ns	
<sup>t</sup> PHL			1.5	5.4	6.7	1.5	8	1.5	7.7		
<sup>t</sup> PZH		<u> </u>	1.3	3.3	4.6	1.3	6	1.3	5.8	ns	
t <sub>PZL</sub>	OEBA	А	2.5	4.5	6.8	2.5	8.9	2.5	8.5	115	
<sup>t</sup> PHZ	OFDA	А	1.5	6.2	7.7	01.5	8.3	1.5	8.2	ns	
<sup>t</sup> PLZ	OEBA	Α	1.5	5	6.3	1.5	7.1	1.5	6.8	115	
<sup>t</sup> PZH	OEAB	В	1.8	3.8	6.1	1.8	6.9	1.8	6.5	ns	
tPZL		ט	2.9	4.9	6.5	2.9	7.6	2.9	7.4	119	
<sup>t</sup> PHZ	OEAB	OF AB	В	1.5	4.5	5.7	1.5	7.1	1.5	6.9	ns
<sup>t</sup> PLZ	OLAB	В	1.5	4.1	5.3	1.5	6.6	1.5	6.2	115	

<sup>†</sup> These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated