
SDLS130 - DECEMBER 1972 - REVISED MARCH 1988

- Perform Fixed-Rate or Variable-Rate Frequency Division
- For Applications in Arithmetic, Radar, Digital-to-Analog (D/A), Analog-to-Digital (A/D), and other Conversion Operations
- Typical Maximum Clock Frequency ... 32 Megahertz

description

These monolithic, fully synchronous, programmable counters utilize Series 54/74 TTL circuitry to achieve 32-megahertz typical maximum operating frequencies. These six-bit serial binary counters feature buffered clock, clear, and enable inputs to control the operation of the counter, and a strobe input to enable or inhibit the rate input/decoding AND-OR-INVERT gates. The outputs have additional gating for cascading and transferring unity-count rates.



SN5497 . . . J PACKAGE

The counter is enabled when the clear, strobe, and enable inputs are low. With the counter enabled, the output frequency is equal to the input frequency multiplied by the rate input M and divided by 64, ie.:


$$f_{out} = \frac{M \cdot f_{in}}{64}$$

where: M = F \cdot 2⁵ + E \cdot 2⁴ + D \cdot 2³ + C \cdot 2² + B \cdot 2¹ + A \cdot 2⁰

When the rate input is binary 0 (all rate inputs low), Z remains high. In order to cascade devices to perform 12-bit rate multiplication, the enable output is connected to the enable and strobe inputs of the next stage, the Z output of each stage is connected to the unity/cascade input of the other stage, and the sub-multiple frequency is taken from the Y output.

The unity/cascade input, when connected to the clock input, may be utilized to pass the clock frequency (inverted) to the Y output when the rate input/decoding gates are inhibited by the strobe. The unity/cascade input may also be used as a control for the Y output.

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1988, Texas Instruments Incorporated

SDLS130 – DECEMBER 1972 – REVISED MARCH 1988

schematics of inputs and outputs



STATE AND/OR RATE FUNCTION TABLE (See Note A)

				1	NP	UT	s					OUT	PUTS	
			В	IN	AR	YR	АТ	E			LOGIC LEVEL OR NUMBER OF PULSES			
									NUMBER OF	UNITY/			[
CLEAR	ENABLE	STROBE	B5	B4	В3	B2	B1	B 0	CLOCK PULSES	CASCADE	Y	Z	ENABLE	NOTES
н	Х	н	Х	х	Х	X	Х	Х	X	Н	L	Н	н	В
L	L	L	L	L	L	L	L	L	64	н	L	н	1	С
L	L	L	L	L	L	L	L	н	64	н	1	1	1	С
L	L	L	L	L	L	L	н	L	64	н	2	2	1	C
L L	L	L	L	L	L	н	L	L	64	н	4	4	1	C
L	L	L	L	L	н	L	L	L	64	н	8	8	1	с
L L	L	L	L	н	L	L	L	L	64	н	16	16	1	C
L	L L	L	н	L	L	L	L	L	64	н	32	32	1	c
L	L	L	н	н	н	н	н	н	64	н	63	63	1	С
L	L	L	н	н	н	Н	н	н	64	L	Н	63	1	D
L	L	L	н	L	н	L	L	L	64	н	40	40	1	E

NOTES: A. H = high level, L = low level, X = irrelevant. All remaining entries are numeric counts.

B. This is a simplified illustration of the clear function. The states of clock and strobe can affect the logic level of Y and Z. A low unity/cascade will cause output Y to remain high.

C. Each rate illustrated assumes a constant value at rate inputs; however, these illustrations in no way prohibit variable-rate inputs.


D. Unity/cascade is used to inhibit output Y.

E.
$$f_{out} = \frac{M \cdot f_{in}}{64} = \frac{(8+32) f_{in}}{64} = \frac{40 f_{in}}{64} = 0.625 f_{in}$$



SDLS130 - DECEMBER 1972 - REVISED MARCH 1988

logic diagram (positive logic)





SDLS130 - DECEMBER 1972 - REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	
Input voltage	
Operating free-air temperature range: SN5497 (see Note 2)	
SN7497	
Storage temperature range	

recommended operating conditions

			SN	5497		SN7497		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	·	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				400			-400	μA
Low-level output current, IOL		1		16			16	mA
Clock frequency, f _{clock}		0		25	0		25	MHz
Width of clock pulse, tw(clock)		20			20			ns
Width of clear pulse, tw(clear)		15			15			ns
Enable setup time, t _{su} :	(See Figure 1)							
Before positive-going transition of clock pulse		25			25			ns
Before negative-going transition of previous clock pulse		0		tw(clock)-10	0		tw(clock)-10	
Enable hold time, th:	(See Figure 1)				1			
After positive-going transition of clock pulse		0		tw(clock)-10	0		tw(clock)-10	ns
After negative-going transition of previous clock pulse		20	I	t _{cp} -10	20		t _{cp} -10	
Operating free-air temperature, T _A (See Note 2)		55		125	0		70	0°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CO	NDITIONS [†]	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage				2			V
VIL	Low-level input voltage						0.8	V
VIK	Input clamp voltage		V _{CC} = MIN,	I _I = −12 mA			-1.5	V
VOH High-level output voltage			V _{CC} = MIN,	V _{IH} = 2 V,	2.4	3.4		v
VOL	Low-level output voltage	V _{IL} = 0.8 V, V _{CC} = MIN, V _{IL} = 0.8 V,	I _{OH} = -400 μA V _{IH} = 2 V, I _{OL} = 16 mA		0.2	0.4	v	
1	Input current at maximum input voltage	V _{CC} = MAX,	V ₁ = 5.5 V			1	mA	
	······································	clock input	V _{CC} = MAX,	V ₁ = 2.4 V			80	μA
ЧН	High-level input current	other inputs					40	<u> </u>
		clock input	Vee - MAX	V1 = 0.4 V			-3.2	- mA
4L	Low-level input current other		$V_{CC} = MAX,$	V] - 0.4 V			-1.6	
los	Short circuit output current§		V _{CC} = MAX		-18		-55	mA
ССН	Supply current, outputs high		V _{CC} = MAX,	See Note 3		58		mA
ICCL	Supply current, outputs low		V _{CC} = MAX,	See Note 4		80	120	mA

[†] For test conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

SNot more than one output should be shorted at a time.

NOTES: 1. Voltage values are with respect to network ground terminal.

2. An SN5497 in the W package operating at free-air temperatures above 118° C requires a heat sink that provides a thermal resistance from case to free-air, R_{BCA}, of not more than 55°C/W.

- 3. ICCH is measured with outputs open and all inputs grounded.
- 4. I_{CCL} is measured with outputs open and all inputs at 4.5 V.



SDLS130 - DECEMBER 1972 - REVISED MARCH 1988

PARAMETER [†]	FROM INPUT	TO OUTPUT	TEST CONDITIONS	MIN	ТҮР	МАХ	UNIT
f _{max}				25	32		MHz
^t PLH	- Enable	Enable			13	20	ns
^t PHL	Lindbie	Enobic			14	21	
^t PLH	Strobe	Z			12	18	ns
^t PHL	Strobe	2			15	23	
tPLH	Clock	Y			26	39	ns
^t PHL	CIOCK			20	30		
tPLH	Clock		CL = 15 pF, RL = 400 Ω,		12	18	ns
^t PHL	CIOCK	2			17	26	
^t PLH	- Rate	z			6	10	ns
^t PHL	- Hate				9	14	
^t PLH	Unity/Cascade	Y	See Figure 1		9	14	ns ns
^t PHL	Onity/Cascade	•			6	10	
^t PLH	Strobe	Y			19	30	
^t PHL	- 51000				22	33	
ΨLΗ	Clock	Enable			19	30	ns
^t PHL	CIOCK	LINDIG			22	33	
^t PLH	Clear	Y	YZ		24	36	ns
^t PHL		Z			15	23	
^t PLH	Any Rate Input	Y			15	23	ns
^t PHL					15	23	

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$, N = 10


 $f_{max} \equiv maximum clock frequency.$

 $t_{PLH} \equiv propagation delay time, low-to-high-level output.$

 $t_{PHL} \equiv propagation delay time, high-to-low-level output.$

TYPICAL APPLICATION DATA

This application demonstrates how the '97 can be cascaded to perform 18-bit rate multiplication. This scheme is expandable to n-bits by extending the pattern illustrated.




As illustrated, two of the 6-bit multipliers can be cascaded by connecting the Z output of unit A to the unity cascade input of unit B, in which case, a two-input NOR gate is used to cascade the remaining multipliers. Alternatively, all three Y outputs can be cascaded with a 3-input NOR gate. The three unused unity cascade inputs can be conveniently terminated by connecting each to its Z output.



SDLS130 - DECEMBER 1972 - REVISED MARCH 1988






- 1. Unity/Cascade and pin 2 (rate input), other inputs are low. Clear the counter and apply clock and enable pulse as illustrated.
- Setup and hold times are illustrated for enabling a single clock pulse (count). Continued application of the enable function will enable subsequent clock pulse (counts) until disabling occurs (enable goes high). The total number of counts will be determined by the total number of positive-going clock transition enabled.
- NOTES: A. The input pulse generator has the following characteristics: $t_{w(clock)} = 20$ ns, $t_{TLH} \le 10$ ns, $t_{THL} \le 10$ ns, PRR = 1 MHz, $Z_{out} \approx 50 \Omega$.
 - B. C_{L} includes probe and jig capacitance.
 - C. All diodes are 1N3064 or equivalent.

FIGURE 1-SWITCHING TIMES




SDLS130 - DECEMBER 1972 - REVISED MARCH 1988

PARAMETER MEASUREMENT INFORMATION




Unity/cascade and rate inputs are high, other inputs are low, and flip-flops are at any count other than maximum.

PROPAGATION DELAY TIMES, CLOCK TO Z AND Y, AND STROBE INPUT TO Z AND Y




Flip-flops are at a count so that all other inputs to the gate under test are high and all other inputs, including other rate inputs, are low.

> PROPAGATION DELAY TIMES, RATE INPUT TO Z



Output Z is high.

PROPAGATION DELAY TIMES, UNITY/CASCADE INPUT TO Y



Flip-flops are at the maximum count. Other inputs are low.

PROPAGATION DELAY TIMES, ENABLE INPUT TO ENABLE OUTPUT

NOTES: A. The input pulse generator has the following characteristics: $t_{W(clock)} = 20$ ns, $t_{TLH} \le 10$ ns, $t_{THL} \le 10$ ns, PRR = 1 MHz, $Z_{out} \approx 50 \ \Omega$.

- B. CL includes probe and jig capacitance.
- C. All diodes are 1N3064 or equivalent.

FIGURE 1-SWITCHING TIMES (CONTINUED)



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated