SN100KT5541 OCTAL ECL-TO-TTL TRANSLATOR WITH 3-STATE OUTPUTS SDZS004A – NOVEMBER 1989 – REVISED MAY 1990

- 100K Compatible
- ECL and TTL Control Inputs
- Noninverting Outputs
- Flow-Through Architecture Optimizes PCB Layout
- Center Pin V_{CC}, V_{EE}, and GND Configurations Minimize High-Speed Switching Noise
- Package Options Include "Small Outline" Packages and Standard Plastic 300-mil DIPs

description

This octal ECL-to-TTL translator is designed to provide a efficient translation between a 100K ECL signal environment to a TTL signal environment. This device is designed specifically to improve the performance and density of ECL-to-TTL CPU/bus-oriented functions such as memory-address drivers, clock drivers, and bus-oriented receivers and transmitters.

Two output-enable pins, $\overline{OE1}$ and $\overline{OE2}$ are provided. These control inputs are ANDed together with $\overline{OE1}$ being ECL compatible and $\overline{OE2}$ being TTL compatible. This offers the choice of controlling the outputs of the device from either a TTL or ECL signal environment.


The SN100KT5541 is characterized for operation from 0°C to 85°C.

FUNCTION TABLE

OUTPUT ENABLE			
OE1	OE2	А	Y
Х	Н	Х	Z
н	Х	Х	Z
L	L	L	L
L	L	Н	Н

DW OR NT PACKAGE (T0P VIEW)							
Y1 Y2 Y3 Vcc GND GND GND Y5 Y6 Y7	1 2 3 4 5 6 7 8 9 10 11	24 23 22 21 20 19 18 17 16 15 14	A1 A2 A3 OE2 (TTL) VEE GND OE1 (ECL) A5 A6 A7 A8				
Y7 [Y8 [11 12	14 13	A7 A8				

logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SN100KT5541 OCTAL ECL-TO-TTL TRANSLATOR WITH 3-STATE OUTPUTS SDZS004A – NOVEMBER 1989 – REVISED MAY 1990

logic diagram (positive logic)





SN100KT5541 OCTAL ECL-TO-TTL TRANSLATOR WITH 3-STATE OUTPUTS

SDZS004A - NOVEMBER 1989 - REVISED MAY 1990

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	0.5 V to 7 V
Supply voltage range, V _{EE}	\ldots -8 V to 0 V
Input voltage range (TTL) (see Note 1)	$\ldots~-1.2$ V to 7 V
Input voltage range (ECL)	V _{EE} to 0 V
Voltage applied to any output in the high state	-0.5 V to V _{CC}
Voltage applied to any output in the disabled or power-off state	. -0.5 V to 5.5 V
Input current range (TTL)	-30 mA to 5 mA
Current into any output in the low state	96 mA
Operating free-air temperature range	\dots 0°C to 85°C
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The TTL input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	TTL supply voltage	4.5	5	5.5	V
VEE	ECL supply voltage	-4.2	-4.5	-4.8	V
VIH	TTL high-level input voltage	2			V
VIL	TTL low-level input voltage			0.8	V
VIH	ECL high-level input voltage [‡]	-1150		-840	mV
VIL	ECL low-level input voltage [‡]	-1810		-1490	mV
ΙK	TTL input clamp current			-18	mA
ЮН	High-level output current			-15	mA
IOL	Low-level output current			48	mA
TA	Operating free-air temperature	0		85	°C

[‡] The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic levels only.



SN100KT5541 OCTAL ECL-TO-TTL TRANSLATOR WITH 3-STATE OUTPUTS SDZS004A - NOVEMBER 1989 - REVISED MAY 1990

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	S	MIN	TYP [†]	MAX	UNIT
VIK	OE2 only	V _{CC} = 4.5 V,	$V_{EE} = -4.2 V,$	I _I = –18 mA			-1.2	V
Ц	OE2 only	V _{CC} = 5.5 V,	$V_{EE} = -4.8 V,$	V _I = 7 V			0.1	mA
Iн	OE2 only	V _{CC} = 5.5 V,	VEE = -4.8 V,	V _I = 2.7 V			20	μΑ
۱ _{IL}	OE2 only	V _{CC} = 5.5 V,	$V_{EE} = -4.8 V,$	V _I = 0.5 V			-0.5	mA
Ιн	Data inputs and OE1	V _{CC} = 5.5 V,	$V_{EE} = -4.8 V,$	V _{IH} = -840 mV			350	μΑ
۱ _{IL}	Data inputs and OE1	V _{CC} = 5.5 V,	$V_{EE} = -4.8 V,$	V _{IL} = -1810 mV	0.50			μΑ
		V _{CC} = 4.5 V,	$V_{EE} = -4.5 V \pm 0.3 V$,	IOH = -3 mA	2.4	3.3		V
Vон		V _{CC} = 4.5 V,	V_{EE} = -4.5 V ± 0.3 V,	I _{OH} = -15 mA	2	3.1		
VOL		V _{CC} = 4.5 V,	V_{EE} = -4.5 V ± 0.3 V,	I _{OL} = 48 mA		0.38	0.55	V
IOZH		V _{CC} = 5.5 V,	VEE = -4.8 V,	V _O = 2.7 V			50	μΑ
IOZL		V _{CC} = 5.5 V,	VEE = -4.8 V,	V _O = 0.5 V			-50	μΑ
los‡		V _{CC} = 5.5 V,	$V_{EE} = -4.8 V,$	VO = 0 V	-100		-225	mA
Іссн		V _{CC} = 5.5 V,	VEE = -4.8 V			64	97	mA
ICCL		V _{CC} = 5.5 V,	VEE = -4.8 V			80	120	mA
ICCZ		V _{CC} = 5.5 V,	V _{EE} = -4.8 V			77	116	mA
IEE		V _{CC} = 5.5 V,	V _{EE} = -4.8 V			-22	-33	mA
Ci		V _{CC} = 5 V,	V _{EE} = 4.5 V			5		pF
Co		V _{CC} = 5 V,	V _{EE} = 4.5 V			7		pF

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $V_{EE} = -4.5 \text{ V}$, $T_A = 25^{\circ}\text{C}$. [‡] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω			UNIT
			MIN	TYP§	MAX	
^t PLH	А	Y	1.7	4	6.2	20
^t PHL	A	T	1.6	4	6.2	ns
^t PZH	OE1	Y	2.6	4.7	6.7	
^t PZL	OE1	ř	3.2	5.9	8.5	ns
^t PHZ	OE1	Y	2.9	5.4	7.8	ns
^t PLZ	021	•	1.9	4.9	7.8	110
^t PZH	OE2	Y	1.7	4	6.2	ns
^t PZL	012	1	2.5	5.1	7.7	113
^t PHZ	OE2	Y	2.1	4.3	6.4	20
^t PLZ	0E2	ř	1.1	3.7	6.3	ns


§ All typical values are at V_{CC} = 5 V, V_{EE} = -4.5 V, T_A = 25° C.



THERMAL INFORMATION

In digital system designs utilizing 100KT' or 10KHT' series logic level translators, good thermal management is an important consideration for proper circuit performance and extended reliability. The size of the "small outline" package makes thermal management even more important due to the increased board and thermal densities.

The thermal resistances in Figure 1 can be used to approximate typical and maximum virtual junction temperatures for the SN100KT' and SN10KHT' translators. The junction temperature of these devices may be estimated using Equation 1.



 $\mathsf{T}_\mathsf{J} = \mathsf{R}_{\Theta\mathsf{J}\mathsf{A}} \left(\mathsf{V}_\mathsf{CC} \bullet \mathsf{I}_\mathsf{CC} + \mathsf{V}_\mathsf{EE} \bullet \mathsf{I}_\mathsf{EE} + \mathsf{P}_\mathsf{DRIVER}\right) + \mathsf{T}_\mathsf{A}$

where

 $\begin{array}{l} T_J = \mbox{virtual junction temperature} \\ T_A = \mbox{ambient air temperature} \\ R_{\Theta JA} = \mbox{thermal resistance, junction to ambient air} \\ I_{CC} = \mbox{TTL level supply current} (from the databook) \\ I_{EE} = \mbox{ECL supply current} \\ V_{CC} = \mbox{TTL level supply voltage} (5 \mbox{ V for typical, 5.5 \mbox{ V for maximum}}) \\ V_{EE} = \mbox{ECL level supply voltage:} \\ & SN10 \mbox{KHT'} - (-5.2 \mbox{V Typ, } -5.46 \mbox{V Max}) \end{array}$

P_{DRIVER} = total power consumed by the output driver

(1)



SN100KT5541 OCTAL ECL-TO-TTL TRANSLATOR WITH 3-STATE OUTPUTS SDZS004A – NOVEMBER 1989 – REVISED MAY 1990

PARAMETER MEASUREMENT INFORMATION 7 V SWITCH POSITION TABLE TEST **S**1 Open **S1** Open ^tPLH Open R1 ^tPHL Open ^tPZH From Output Test Closed ^tPZL Under Test Point Open ^tPHZ Closed ^tPLZ CL (See Note A) **R2** LOAD CIRCUIT 🕨 tr –950 mV 80% 80% **ECL** Input 50% 50% (See Note B) 20% 20% -1690 mV tPHL ^tPLH VOH In-Phase 1.5 V 1.5 V **TTL Output** VOL **ECL- INPUT PROPAGATION DELAY TIMES** -950 mV 3 V **ECL Output TTL Output** Control Control 50% 50% 1.5 V 1.5 V (Low-level (Low-level enabling) enabling) -1690 mV 0 (See Note B) ^tPZL ^tPZL ^tPLZ tPLZ-3.5 V 3.5 V Output Output Waveform 1 Waveform 1 50% 50% (See Note D) (See Note D) 0.3 V VOL 0.3 V VOL ^tPZH tPHZ 🏲 tPHZ ^tPZH VOH Output ۷он 0.3 V Waveform 2 Output 0.3 V 50% Waveform 2 (See Note D) 50% (See Note D) 0 0 TTL ENABLE AND DISABLE TIMES ECL ENABLE AND DISABLE TIMES

NOTES: A. CL includes probe and jig capacitance.

- B. For TTL inputs, input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- C. For ECL inputs, input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , t_f \leq 1.5 ns, t_f \leq 1.5 ns.
- D. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated