
- Organization:
  - DRAM: 262 144 by 16 Bits
  - SAM: 256 by 16 Bits
- Dual-Port Accessibility Simultaneous and Asynchronous Access From the DRAM and SAM Ports
- Data-Transfer Function From the DRAM to the Serial-Data Register
- (4 × 4) × 4 Block-Write Feature for Fast Area-Fill Operations; as Many as Four Memory-Address Locations Written Per Cycle From the 16-Bit On-Chip Color Register
- Write-Per-Bit Feature for Selective Write to Each RAM I/O; Two Write-Per-Bit Modes to Simplify System Design
- Byte-Write Control (CASL, CASU) Provides Flexibility
- Extended Data Output for Faster System Cycle Time
- Enhanced Page-Mode Operation for Faster Access
- CAS-Before-RAS (CBR) and Hidden-Refresh Modes
- Long Refresh Period Every 8 ms (Maximum)
- Up to 45-MHz Uninterrupted Serial-Data Streams
- 256 Selectable Serial-Register Starting Locations
- SE-Controlled Register-Status QSF
- Split-Register-Transfer Read for Simplified Real-Time Register Load
- Performance Ranges:

## HKC PACKAGE (TOP VIEW)



- Programmable Split-Register Stop Point
- 3-State Serial Outputs Allow Easy Multiplexing of Video-Data Streams
- All Inputs/Outputs and Clocks TTL Compatible
- Compatible With JEDEC Standards
- Designed to Work With the Texas Instruments Graphics Family

	ACCESS TIME	ACCESS TIME	DRAM	DRAM	SERIAL	OPERATING CURRENT	OPERATING CURRENT
	ROW ENABLE	SERIAL DATA	CYCLE TIME	PAGE MODE	CYCLE TIME	SERIAL PORT STAND-	SERIAL PORT AC-
	<sup>t</sup> a(R)	<sup>t</sup> a(SQ)	t <sub>c(W)</sub>	t <sub>c(P)</sub>	t <sub>c</sub> (SC)	BY I <sub>CC1</sub>	TIVE ICC1A
	(MAX)	(MAX)	(MIN)	(MIN)	(MIN)	(MAX)	(MAX)
SMJ55161-75	75 ns	23 ns	140 ns	48 ns	24 ns	165 mA	210 mA
SMJ55161-80	80 ns	25 ns	150 ns	50 ns	30 ns	160 mA	195 mA



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



	PIN NOMENCLATURE
A0-A8	Address Inputs
CASL, CASU	Column-Address Strobe/Byte Selects
DQ0 - DQ15	DRAM Data I/O, Write Mask Data
DSF	Special-Function Select
NC/GND	No Connect/Ground (Important: Not
	connected internally to VSS)
QSF	Special-Function Output
RAS	Row-Address Strobe
SC	Serial Clock
SE	Serial Enable
SQ0-SQ15	Serial-Data Output
TRG	Output Enable, Transfer Select
Vcc	5-V Supply (TYP)
VSS	Ground
WE	DRAM Write-Enable Select

## GB PACKAGE (BOTTOM VIEW)

## **GB Package Pin Assignments – By Location**

	PIN		PIN		PIN		PIN		PIN		PIN		PIN		PIN		PIN
NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME
J1	DQ1	J2	SQ3	J3	DQ3	J4	DQ4	J5	DQ5	J6	DQ6	J7	SQ7	J8	CASL	J9	A8
H1	DQ0	H2	SQ2	Н3	DQ2	H4	SQ4	H5	SQ5	H6	SQ6	H7	DQ7	Н8	WE	H9	A7
G1	SQ0	G2	SQ1	G3	$V_{DD2}$	G4	V <sub>SS2</sub>			G6	$V_{\text{DD2}}$	G7	V <sub>SS2</sub>	G8	RAS	G9	A6
F1	TRG	F2	VSS1	F3	V <sub>DD1</sub>							F7	V <sub>DD1</sub>	F8	V <sub>DD1</sub>	F9	A5
E1	SC	E2	V <sub>DD1</sub>											E8	V <sub>SS1</sub>	E9	A4
D1	SE	D2	V <sub>SS1</sub>	D3	V <sub>DD1</sub>							D7	V <sub>SS1</sub>	D8	А3	D9	A2
C1	SQ15	C2	V <sub>SS1</sub>	C3	$V_{DD2}$	C4	V <sub>SS2</sub>			C6	$V_{DD2}$	C7	V <sub>SS2</sub>	C8	CASU	C9	A1
B1	DQ15	B2	DQ14	В3	DQ13	B4	DQ12	B5	DQ11	В6	DQ10	В7	SQ8	В8	DSF	В9	A0
A1	SQ14	A2	SQ13	А3	SQ12	A4	SQ11	A5	SQ10	A6	SQ9	A7	DQ9	A8	DQ8	A9	QSF

## GB Package Pin Assignments – By Signal

PI	N	PI	N	PI	N	PI	N	PI	N	PII	N
NAME	NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME	NO.
A0	B9	DQ1	J1	DQ12	B4	SQ2	H2	SQ13	A2	$V_{DD2}$	G6
A1	C9	DQ2	НЗ	DQ13	В3	SQ3	J2	SQ14	A1	V <sub>DD2</sub>	C6
A2	D9	DQ3	J3	DQ14	B2	SQ4	H4	SQ15	C1	VSS1	F2
А3	D8	DQ4	J4	DQ15	B1	SQ5	H5	TRG	F1	VSS1	D2
A4	E9	DQ5	J5	DSF	B8	SQ6	H6	V <sub>DD1</sub>	E2	VSS1	C2
A5	F9	DQ6	J6	QSF	A9	SQ7	J7	V <sub>DD1</sub>	F3	V <sub>SS1</sub>	D7
A6	G9	DQ7	H7	RAS	G8	SQ8	B7	V <sub>DD1</sub>	D3	V <sub>SS1</sub>	E8
A7	H9	DQ8	A8	SC	E1	SQ9	A6	V <sub>DD1</sub>	F7	V <sub>SS2</sub>	G4
A8	J9	DQ9	A7	SE	D1	SQ10	A5	V <sub>DD1</sub>	F8	V <sub>SS2</sub>	C4
CASL	J8	DQ10	B6	SQ0	G1	SQ11	A4	$V_{DD2}$	G3	V <sub>SS2</sub>	G7
CASU	C8	DQ11	B5	SQ1	G2	SQ12	А3	$V_{DD2}$	C3	V <sub>SS2</sub>	C7
DQ0	H1									WE	H8

#### description

The SMJ55161 multiport-video random-access memory (RAM) is a high-speed, dual-port memory device. It consists of a dynamic RAM (DRAM) module organized as 262 144 words of 16 bits each interfaced to a serial-data register (serial-access memory [SAM]) organized as 256 words of 16 bits each. The SMJ55161 supports three basic types of operation: random access to and from the DRAM, serial access from the serial register, and transfer of data from any row in the DRAM to the serial register. Except during transfer operations, the SMJ55161 can be accessed simultaneously and asynchronously from the DRAM and SAM ports.

The SMJ55161 is equipped with several features designed to provide higher system-level bandwidth and to simplify design integration on both the DRAM and SAM ports. On the DRAM port, greater pixel-draw rates are achieved by the device's  $(4 \times 4) \times 4$  block-write feature. The block-write mode allows 16 bits of data (present in an on-chip color-data register) to be written to any combination of four adjacent column-address locations. As many as 64 bits of data can be written to memory during each  $\overline{\text{CAS}}$  cycle time. Also, on the DRAM port, a write mask or a write-per-bit feature allows masking of any combination of the 16 inputs/outputs on any write cycle. The persistent write-per-bit feature uses a mask register that, once loaded, can be used on subsequent write cycles without reloading. The SMJ55161 also offers byte control which can be applied in read cycles, write cycles, block-write cycles, load-write-mask-register cycles, and load-color-register cycles. The SMJ55161 also offers extended-data-output (EDO) mode. The EDO mode is effective in both the page-mode and standard DRAM cycles.

The SMJ55161 offers a split-register-transfer read (DRAM-to-SAM) feature for the serial register (SAM port) that enables real-time-register-load implementation for continuous serial-data streams without critical timing requirements. The register is divided into a high half and a low half. While one half is being read out of the SAM port, the other half can be loaded from the memory array. For applications not requiring real-time register load (for example, loads done during CRT-retrace periods), the full-register mode of operation is retained to simplify system design.

The SAM port is designed for maximum performance. Data can be accessed from the SAM at serial rates up to 45 MHz. During the split-register-transfer read operations, internal circuitry detects when the last bit position is accessed from the active half of the register and immediately transfers control to the opposite half. A separate output, QSF, is included to indicate which half of the serial register is active.


All inputs, outputs, and clock signals on the SMJ55161 are compatible with Series 74 TTL. All address lines and data-in lines are latched on-chip to simplify system design. All data-out lines are unlatched to allow greater system flexibility.

The SMJ55161 is offered in a 68-pin ceramic pin-grid-array package (GB suffix) and a 64-pin ceramic flatpack (HKC suffix).

The SMJ55161 and other TI multiport-video RAMs are supported by a broad line of graphic processors and control devices from TI. See Table 2 and Table 4 for additional information.




## functional block diagram





## functional block diagram (continued)





## functional operation description

Table 1 lists the DRAM and SAM functions, summarizing Table 3 and Table 4.

**Table 1. DRAM and SAM Functions** 

		RAS	ALL		CASx FALL	ADD	RESS	DQ0-	DQ15†	MNE
FUNCTION	CASx‡	TRG	WE	DSF	DSF	RAS	<del>CASx</del> §	RAS	CASL CASU WE	CODE
Reserved (do not use)	L	L	L	L	Х	Х	Х	Х	Х	_
CBR refresh (no reset) and stop-point set¶	L	Х	L	Н	Х	Stop Point#	Х	Х	Х	CBRS
CBR refresh (option reset)	L	Х	Н	L	Х	Х	Х	Х	Х	CBR
CBR refresh (no reset) <sup>☆</sup>	L	Х	Н	Н	Х	Х	Х	Х	Х	CBRN
Full-register-transfer read	Н	L	Н	L	Х	Row Address	Tap Point	Х	Х	RT
Split-register-transfer read	Н	L	Н	Н	Х	Row Address	Tap Point	Х	Х	SRT
DRAM write (nonpersistent write-per-bit)	Н	Н	L	L	L	Row Address	Column Address	Write Mask	Valid Data	RWM
DRAM block write (nonpersistent write-per-bit)	Н	Н	L	L	Н	Row Address	Block Address A2-A8	Write Mask	Column Mask	BWM
DRAM write (persistent write-per-bit)	Н	Н	L	L	L	Row Address	Column Address	Х	Valid Data	RWM
DRAM block write (persistent write-per-bit)	Н	Н	L	L	Н	Row Address	Block Address A2-A8	Х	Column Mask	BWM
DRAM write (nonmasked)	Н	Н	Н	L	L	Row Address	Column Address	Х	Valid Data	RW
DRAM block write (nonmasked)	Н	Н	Н	L	Н	Row Address	Block Address A2-A8	Х	Column Mask	BW
Load write-mask register□	Н	Н	Н	Н	L	Refresh Address	Х	Х	Write Mask	LMR
Load color register	Н	Н	Н	Н	Н	Refresh Address	Х	Х	Color Data	LCR

#### Legend:

Col Mask = H: Write to address/column enabled

Write Mask = H: Write to I/O enabled

X = Don't care



<sup>†</sup>DQ0-DQ15 are latched on either the first falling edge of CASx or the falling edge of WE, whichever occurs later.

<sup>‡</sup> Logic L is selected when either or both CASL and CASU are low.

<sup>§</sup> The column address and block address are latched on the first falling edge of CASx.

<sup>¶</sup> CBRS cycle should be performed immediately after the powerup initialization cycle.

<sup>#</sup> A0-A3, A8: don't care; A4-A7: stop-point code

CBR refresh (option reset) mode ends persistent write-per-bit mode and stop-point mode.

<sup>★</sup>CBR refresh (no reset) mode does not end persistent write-per-bit mode or stop-point mode.

<sup>□</sup>Load-write-mask-register cycle sets the persistent write-per-bit mode. The persistent write-per-bit mode is reset only by the CBR (option reset) cycle.

#### pin definitions

**Table 2. Pin Description Versus Operational Mode** 

PIN	DRAM	TRANSFER	SAM
A0 – A8	Row, column address	Row address, tap point	
CASL CASU	Column-address strobe, DQ output enable	Tap-address strobe	
DQ	DRAM data I/O, write mask		
DSF	Block-write enable Write-mask-register load enable Color-register load enable CBR (option reset)	Split-register-transfer enable	
RAS	Row-address strobe	Row-address strobe	
SE			SQ output enable, QSF output enable
SC			Serial clock
SQ			Serial-data output
TRG	DQ output enable	Transfer enable	
WE	Write enable, write-per-bit enable		
QSF	Special-function output		Serial-register status
NC/GND	Either make no external connection or tie to system GND (VSS)		
v <sub>cc</sub> †	5-V supply		
v <sub>SS</sub> †	Ground		

<sup>†</sup> For proper device operation, all V<sub>CC</sub> pins must be connected to a 5-V supply, and all V<sub>SS</sub> pins must be tied to ground.

#### address (A0-A8)

Eighteen address bits are required to decode each one of the 262 144 storage <u>cell locations</u>. Nine row-address bits are set up on pins A0-A8 and latched onto the chip on the falling edge of  $\overline{RAS}$ . Nine column-address bits are set up on pins A0-A8 and latched onto the chip on the first falling edge of  $\overline{CASx}$ . All addresses must be stable on or before the falling edge of  $\overline{RAS}$  and the first falling edge of  $\overline{CASx}$ .

During the full-register-transfer read operation, the states of A0–A8 are latched on the falling edge of RAS to select one of the 512 rows where the transfer occurs. At the first falling edge of CASx, the column-address bits A0–A8 are latched. The most significant column-address bit (A8) selects which half of the row is transferred to the SAM. The appropriate 8-bit column address (A0–A7) selects one of 256 tap points (starting positions) for the serial-data output.

During the split-register-transfer read operation, address bit A7 is ignored at the falling edge of  $\overline{CASx}$ . An internal counter selects which half of the register is used. If the high half of the SAM is currently in use, the low half of the SAM is loaded with the low half of the DRAM half row and vice versa. Column address (A8) selects the DRAM half row. The remaining seven address bits (A0–A6) are used to select one of 127 possible starting locations within the SAM. Locations 127 and 255 are not valid tap points.

#### row-address strobe (RAS)

RAS is similar to a chip enable so that all DRAM cycles and transfer cycles are initiated by the falling edge of RAS. RAS is a control input that latches the states of the row address, WE, TRG, CASL, CASU, and DSF onto the chip to invoke DRAM and transfer-read functions of the SMJ55161.



### column-address strobe (CASL, CASU)

CASL and CASU are control inputs that latch the states of the column address and DSF to control DRAM and transfer functions of the SMJ55161. CASx also acts as output enable for the DRAM output pins DQ0-DQ15. In DRAM operation, CASL enables data to be written to or read from the lower byte (DQ0-DQ7), and CASU enables data to be written to or from the upper byte (DQ8-DQ15). In transfer operations, address bits A0-A8 are latched at the first falling edge of CASx as the start position (tap) for the serial-data output (SQ0-SQ15).

### output enable/transfer select (TRG)

TRG selects either DRAM or transfer operation as RAS falls. For DRAM operation, TRG must be held high as RAS falls. During DRAM operation, TRG functions as an output enable for the DRAM output pins DQ0–DQ15. For transfer operation, TRG must be brought low before RAS falls.

#### write-mask select, write enable (WE)

In DRAM operation,  $\overline{\text{WE}}$  enables data to be written to the DRAM.  $\overline{\text{WE}}$  is also used to select the DRAM write-per-bit mode. Holding  $\overline{\text{WE}}$  low on the falling edge of  $\overline{\text{RAS}}$  invokes the write-per-bit operation. The SMJ55161 supports both the nonpersistent write-per-bit mode and the persistent write-per-bit mode.

#### special-function select (DSF)

The DSF input is latched on the falling edge of  $\overline{RAS}$  or the first falling edge of  $\overline{CASx}$ , similar to an address. DSF determines which of the following functions are invoked on a particular cycle:

- CBR refresh with reset (CBR)
- CBR refresh with no reset (CBRN)
- CBR refresh with no reset and stop-point set (CBRS)
- Block write
- Loading write-mask register for the persistent write-per-bit mode (LMR)
- Loading color register for the block-write mode
- Split-register-transfer read

#### DRAM data I/O, write mask data (DQ0-DQ15)

DRAM data is written or read through the common I/O DQ pins. The 3-state DQ-output buffers provide direct TTL compatibility (no pullup resistors) with a fanout of one Series 54 TTL load. Data out is the same polarity as data in. During a normal access cycle, the outputs remain in the high-impedance state until  $\overline{TRG}$  is brought low. Data appears at the outputs until  $\overline{TRG}$  returns high,  $\overline{CASx}$  returns high following  $\overline{RAS}$  returning high, or  $\overline{RAS}$  returns high following  $\overline{CASx}$  returning high. The write mask is latched into the device through the random DQ pins by the falling edge of  $\overline{RAS}$  and is used on all write-per-bit cycles. In a transfer operation, the DQ outputs remain in the high-impedance state for the entire cycle.

#### serial-data outputs (SQ0-SQ15)

Serial data is read from the SQ pins. The SQ output buffers provide direct TTL compatibility (no pullup resistors) with a fanout of one Series 54 TTL load. The serial outputs are in the high-impedance (floating) state as long as the serial-enable pin,  $\overline{SE}$ , is high. The serial outputs are enabled when  $\overline{SE}$  is brought low.

#### serial clock (SC)

Serial data is accessed out of the data register during the rising edge of SC. The SMJ55161 is designed to work with a wide range of clock duty cycles to simplify system design. There is no refresh requirement because the data registers that comprise the SAM are static. There is also no minimum SC-clock operating frequency.



## SMJ55161 262144 BY 16-BIT MULTIPORT VIDEO RAM

SGMS056D - MAY 1995 - REVISED OCTOBER 1997

#### serial enable (SE)

During serial-access operations,  $\overline{SE}$  is used as an enable/disable for the SQ outputs.  $\overline{SE}$  low enables the serial-data output while  $\overline{SE}$  high disables the serial-data output.  $\overline{SE}$  is also used as an enable/disable for output pin QSF.

IMPORTANT: While  $\overline{SE}$  is held high, the serial clock is not disabled. External SC pulses increment the internal serial-address counter regardless of the state of  $\overline{SE}$ . This ungated serial-clock scheme minimizes access time of serial output from  $\overline{SE}$  low because the serial-clock input buffer and the serial-address counter are not disabled by  $\overline{SE}$ .

#### special-function output (QSF)

QSF is an output pin that indicates which half of the SAM is being accessed. When QSF is low, the serial-address pointer is accessing the lower (least significant) 128 bits of the serial register (SAM). When QSF is high, the pointer is accessing the higher (most significant) 128 bits of the SAM.

During full-register-transfer operations, QSF can change state upon completing the cycle. This state is determined by the tap point loaded during the transfer cycle. QSF is enabled by  $\overline{SE}$ ; therefore, if  $\overline{SE}$  is high, the QSF output is in the high-impedance state.

## no connect/ground (NC/GND)

NC/GND must be tied to system ground or left floating for proper device operation.



#### random access operation

Table 3 lists the DRAM functions.

**Table 3. DRAM Functions** 

		RAS	ALL		CASx FALL	ADD	RESS	DQ0-	DQ15†	MNE
FUNCTION	CASx‡	TRG	WE	DSF	DSF	RAS	CASx§	RAS	CASL CASU WE	CODE
Reserved (do not use)	L	L	L	L	Х	Х	Х	Х	Х	_
CBR refresh (no reset) and stop-point set¶	L	Х	L	Н	Х	Stop Point#	Х	Х	Х	CBRS
CBR refresh (option reset)	L	Χ	Н	L	Χ	Х	Х	Х	Х	CBR
CBR refresh (no reset) <sup>☆</sup>	L	Х	Н	Н	Х	Х	Х	Х	Х	CBRN
DRAM write (nonpersistent write-per-bit)	Н	Н	L	L	L	Row Address	Column Address	Write Mask	Valid Data	RWM
DRAM block write (nonpersistent write-per-bit)	Н	Н	L	L	Н	Row Address	Block Address A2-A8	Write Mask	Column Mask	BWM
DRAM write (persistent write-per-bit)	Н	Н	L	L	L	Row Address	Column Address	Х	Valid Data	RWM
DRAM block write (persistent write-per-bit)	Н	Н	L	L	Н	Row Address	Block Address A2-A8	Х	Column Mask	BWM
DRAM write (nonmasked)	Н	Н	Н	L	L	Row Address	Column Address	Х	Valid Data	RW
DRAM block write (nonmasked)	Н	Н	Н	L	Н	Row Address	Block Address A2-A8	Х	Column Mask	BW
Load write-mask register □	Н	Н	Н	Н	L	Refresh Address	Х	Х	Write Mask	LMR
Load color register	Н	Н	Н	Н	Н	Refresh Address	Х	Х	Color Data	LCR

#### Legend:

= H: Write to address/column enabled Col Mask

Write Mask = H: Write to I/O enabled

= Don't care



<sup>†</sup> DQ0-DQ15 are latched on either the first falling edge of CASx or the falling edge of WE, whichever occurs later. ‡ Logic L is selected when either or both CASL and CASU are low.

<sup>§</sup> The column address and block address are latched on the first falling edge of CASx.

<sup>¶</sup> CBRS cycle should be performed immediately after the power-up initialization cycle.

<sup>#</sup> A0-A3, A8: don't care; A4-A7: stop-point code

CBR refresh (option reset) mode ends persistent write-per-bit mode and stop-point mode.

**<sup>★</sup>CBR** refresh (no reset) mode does not end persistent write-per-bit mode or stop-point mode.

<sup>□</sup> Load-write-mask-register cycle sets the persistent write-per-bit mode. The persistent write-per-bit mode is reset only by the CBR (option reset) cycle.

## SMJ55161 262144 BY 16-BIT MULTIPORT VIDEO RAM

SGMS056D - MAY 1995 - REVISED OCTOBER 1997

#### enhanced page mode

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. This mode eliminates the time required for row-address setup, row-address hold, and address multiplex. The maximum RAS low time and CAS page cycle time used determine the number of columns that can be accessed.

Unlike conventional page-mode operations, the enhanced page mode allows the SMJ55161 to operate at a higher data bandwidth. Data retrieval begins as soon as the column address is valid rather than when  $\overline{\text{CASx}}$  transitions low. A valid column address can be presented immediately after the row-address hold time has been satisfied, usually well in advance of the falling edge of  $\overline{\text{CASx}}$ . In this case, data is obtained after  $t_{a(C)}$  MAX (access time from  $\overline{\text{CASx}}$  low) if  $t_{a(CA)}$  MAX (access time from column address) has been satisfied.

#### refresh

## CAS-before-RAS (CBR) refresh

CBR refreshes are accomplished by bringing either or both  $\overline{\text{CASU}}$  and  $\overline{\text{CASU}}$  low earlier than  $\overline{\text{RAS}}$ . The external row address is ignored, and the refresh row address is generated internally. Three types of CBR refresh cycles are available. The CBR refresh (option reset) ends the persistent write-per-bit mode and the stop-point mode. The CBRN and CBRS refreshes (no reset) do not end the persistent write-per-bit mode or the stop-point mode. The 512 rows of the DRAM do not necessarily need to be refreshed consecutively as long as the entire refresh is completed within the required time period,  $t_{\text{rf(MA)}}$ . The output buffers remain in the high-impedance state during the CBR refresh cycles regardless of the state of  $\overline{\text{TRG}}$ .

#### hidden refresh

A hidden refresh is accomplished by holding both  $\overline{\text{CASU}}$  and  $\overline{\text{CASU}}$  low in the DRAM read cycle and cycling  $\overline{\text{RAS}}$ . The output data of the DRAM read cycle remains valid while the refresh is carried out. Like the CBR refresh, the refreshed row addresses are generated internally during the hidden refresh.

#### RAS-only refresh

A RAS-only refresh is accomplished by cycling RAS at every row address. Unless CASx and TRG are low, the output buffers remain in the high-impedance state to conserve power. Externally-generated addresses must be supplied during RAS-only refresh. Strobing each of the 512 row addresses with RAS causes all bits in each row to be refreshed.



#### extended data output

The SMJ55161 features EDO during DRAM accesses. While RAS and TRG are low, the DRAM output remains valid. The output remains valid even when CASx returns high until WE is low, TRG is high, or both CASx and RAS are high (see Figure 1 and Figure 2). The EDO mode functions during all read cycles including DRAM read, page-mode read, and read-modify-write cycles (see Figure 3).




Figure 1. DRAM Read Cycle With RAS-Controlled Output




Figure 2. DRAM Read Cycle With CASx-Controlled Output



## extended-data output (continued) RAS CASx Column Row Column A0-A8 ta(CP) ta(CA) ta(C) ta(C) th(CLQ) ta(CA) -**Valid Output Valid Output** DQ0-DQ15 TRG

Figure 3. DRAM Page-Read Cycle With Extended Output



#### byte operation

Byte operation can be applied in DRAM-read cycles, write cycles, block-write cycles, load-write-mask-register cycles, and load-color-register cycles. In byte operation, the column address (A0–A8) is latched at the first falling edge of  $\overline{\text{CASx}}$ . In read cycles,  $\overline{\text{CASL}}$  enables the lower byte (DQ0–DQ7) and  $\overline{\text{CASU}}$  enables the upper byte (DQ8–DQ15) (see Figure 4).




Figure 4. Example of a Byte-Read Cycle



#### byte operation (continued)

In byte-write operation,  $\overline{CASL}$  enables data to be written to the lower byte (DQ0-DQ7), and  $\overline{CASU}$  enables data to be written to the upper byte (DQ8-DQ15). In an early write cycle,  $\overline{WE}$  is brought low prior to both  $\overline{CASx}$  signals, and data setup and hold times for DQ0-DQ15 are referenced to the first falling edge of  $\overline{CASx}$  (see Figure 5).




Figure 5. Example of an Early-Write Cycle



## byte operation (continued)

For late-write or read-modify-write cycles,  $\overline{\text{WE}}$  is brought low after either or both  $\overline{\text{CASL}}$  and  $\overline{\text{CASU}}$  fall. The data is strobed in with data setup and hold times for DQ0 – DQ15 referenced to  $\overline{\text{WE}}$  (see Figure 6).




Figure 6. Example of a Late-Write Cycle



### write-per-bit

The write-per-bit feature allows masking any combination of the 16 DQs on any write cycle. The write-per-bit operation is invoked when  $\overline{WE}$  is held low on the falling edge of  $\overline{RAS}$ . If  $\overline{WE}$  is held high on the falling edge of RAS, the write operation is performed without any masking. The SMJ55161 offers two write-per-bit modes: nonpersistent write-per-bit and persistent write-per-bit.

### nonpersistent write-per-bit

When WE is low on the falling edge of RAS, the write mask is reloaded. A 16-bit binary code (the write-per-bit mask) is input to the device through the DQ pins and latched on the falling edge of RAS. The write-per-bit mask selects which of the 16 I/Os are to be written and which are not. After RAS has latched the on-chip write-per-bit mask, input data is driven onto the DQ pins and is latched on either the first falling edge of  $\overline{CASx}$  or the falling edge of WE, whichever occurs later. CASL enables the lower byte (DQ0-DQ7) to be written through the mask and CASU enables the upper byte (DQ8-DQ15) to be written through the mask. If a data low (write mask = 0) is strobed into a particular I/O pin on the falling edge of RAS, data is not written to that I/O. If a data high (write mask = 1) is strobed into a particular I/O pin on the falling edge of  $\overline{RAS}$ , data is written to that I/O (see Figure 7).




Figure 7. Example of a Nonpersistent Write-Per-Bit (Late-Write) Operation



### persistent write-per-bit

The persistent write-per-bit mode is initiated by performing a load-write-mask-register (LMR) cycle. In the persistent write-per-bit mode, the write-per-bit mask is overwritten but remains valid over an arbitrary number of write cycles until another LMR cycle is performed or power is removed.

The LMR cycle is performed using  $\overline{DRAM}$  write-cycle timing with DSF held high on the falling edge of  $\overline{RAS}$  and held low on the first falling edge of  $\overline{CASx}$ . A binary code is input to the write-mask register via the random I/O pins and latched on either the first falling edge of  $\overline{CASx}$  or the falling edge of  $\overline{WE}$ , whichever occurs later. Byte write control can be applied to the write mask during the LMR cycle. The persistent write-per-bit mode can then be used in exactly the same way as the nonpersistent write-per-bit mode except that the input data on the falling edge of  $\overline{RAS}$  is ignored. When the device is set to the persistent write-per-bit mode, it remains in this mode and is reset only by a CBR refresh (option-reset) cycle (see Figure 8).




Figure 8. Example of a Persistent Write-Per-Bit Operation



#### block write

The block-write feature allows up to 64 bits of data to be written simultaneously to one row of the memory array. This function is implemented as four columns by four DQs and repeated in four quadrants. In this manner, each of the four 1M-bit quadrants can have up to four consecutive columns written at a time with up to four DQs per column (see Figure 9).




Figure 9. Block-Write Operation

Each 1M-bit quadrant has a 4-bit column mask to mask off and prevent any or all of the four columns from being written with data. Nonpersistent write-per-bit or persistent write-per-bit functions can be applied to the block-write operation to provide write-masking options. The DQ data is provided by 4 bits from the on-chip color register. Bits 0-3 from the 16-bit write-mask register, bits 0-3 from the 16-bit color-data register configure the block write for the first quadrant, while bits 4-7, 8-11, and 12-15 of the corresponding registers control the other quadrants in a similar fashion (see Figure 10).



block write (continued)




Figure 10. Block Write With Masks



### block write (continued)

A set of four columns makes a block, resulting in 128 blocks along one row. Block 0 comprises columns 0-3, block 1 comprises columns 4-7, block 2 comprises columns 8-11, etc., as shown in Figure 11.




Figure 11. Block Columns Organization

During block-write cycles, only the seven most significant column addresses (A2–A8) are latched on the first falling edge of  $\overline{CASx}$  to decode one of the 128 blocks. Address bits A0–A1 are ignored. Each 1M-bit quadrant has the same block selected.

A block-write cycle is entered in a manner similar to a DRAM write cycle except DSF is held high on the first falling edge of  $\overline{CASx}$ . As in a DRAM write operation,  $\overline{CASL}$  and  $\overline{CASU}$  enable the corresponding lower and upper DRAM DQ bytes to be written. The column-mask data is input via the DQs and is latched on either the first falling edge of  $\overline{CASx}$  or the falling edge of  $\overline{WE}$ , whichever occurs later. The 16-bit color-data register must be loaded prior to performing a block write as described below. Refer to the write-per-bit section for details on use of the write-mask capability, allowing additional performance options.

Example of block write:

Block-write column address = 110000000 (A0-A8 from left to right)

	bit 0			bit 15
Color-data register	= 1011	1011	1100	0111
Write-mask register	= 1110	1111	1111	1011
Column-mask register	= 1111	0000	0111	1010
	1st	2nd	3rd	4th
	Quad	Quad	Quad	Quad

Column-address bits A0 and A1 are ignored. Block 0 (columns 0-3) is selected for each 1M-bit quadrant. The first quadrant has DQ0-DQ2 written with bits 0-2 from the color-data register (101) to all four columns of block 0. DQ3 is not written and retains its previous data due to write-mask-register-bit 3 being 0.

The second quadrant (DQ4-DQ7) has all four columns masked off due to column-mask bits 4-7 being 0 so that no data is written.

The third quadrant (DQ8-DQ11) has its four DQs written with bits 8-11 from the color-data register (1100) to columns 1-3 of its block 0. Column 0 is not written and retains its previous data on all four DQs due to column-mask-register-bit 8 being 0.



#### block write (continued)

The fourth quadrant (DQ12-DQ15) has DQ12, DQ14, and DQ15 written with bits 12, 14, and 15 from the color-data register to column 0 and column 2 of its block 0. DQ13 retains its previous data on all columns due to the write mask. Columns 1 and 3 retain their previous data on all DQs due to the column mask. If the previous data for the quadrant is all 0s, the fourth quadrant contains the data pattern shown in Figure 12 after the block-write operation shown in the previous example.





Figure 12. Example of Fourth Quadrant After a Block-Write Operation

#### load color register

The load-color-register cycle is performed using normal DRAM write-cycle timing except that DSF is held high on the falling edges of RAS, CASL, and CASU. The color register is loaded from pins DQ0 –DQ15, which are latched on either the first falling edge of CASx or the falling edge of WE, whichever occurs later. If only one CASx is low, only the corresponding byte of the color register is loaded. When the color register is loaded, it retains data until power is lost or until another load-color-register cycle is performed (see Figure 13 and Figure 14).



#### Legend:


- 1. Refresh address
- 2. Row address
- 3. Block address (A2-A8) is latched on the first falling edge of CASx.
- 4. Color-register data
- 5. Write-mask data: DQ0-DQ15 are latched on the falling edge of RAS.
- 6. Column-mask data: DQi-DQi+3 (i = 0, 4, 8, 12) are latched on either the first falling edge of CASx or the falling edge of WE, whichever occurs later.

= don't care

Figure 13. Example of Block Writes



#### load color register (continued)



#### Legend:

- 1. Refresh address
- 2. Row address
- 3. Block address (A2-A8) is latched on the first falling edge of CASx.
- 4. Color-register data
- 5. Write-mask data: DQ0-DQ15 are latched on the falling edge of RAS.
- 6. Column-mask data: DQi-DQi+3 (i = 0, 4, 8, 12) are latched on either the first falling edge of CASx or the falling edge of WE, whichever occurs later.

= don't care

Figure 14. Example of a Persistent Block Write

#### **DRAM-to-SAM** transfer operation

During the DRAM-to-SAM transfer operation, one half of a row (256 columns) in the DRAM array is selected to be transferred to the 256-bit serial-data register. The transfer operation is invoked by  $\overline{TRG}$  being brought low and  $\overline{WE}$  being held high on the falling edge of  $\overline{RAS}$ . The state of DSF, which is latched on the falling edge of  $\overline{RAS}$ , determines whether the full-register-transfer read operation or the split-register-transfer read operation is performed (see Table 4).

**Table 4. SAM Function Table** 

FUNCTION	RAS FALL				CASx FALL	ADDR	RESS	DQ0-	-DQ15	MNE
FUNCTION	CASx†	TRG	WE	DSF	DSF	RAS	CASx	RAS	CASx WE	CODE
Full-register-transfer read	Н	L	Н	L	Х	Row Addr	Tap Point	Х	Х	RT
Split-register-transfer read	Н	L	Н	Н	Х	Row Addr	Tap Point	Х	Х	SRT

<sup>†</sup>Logic L is selected when either CASL or CASU are low.

X = don't care



### full-register-transfer read

A full-register-transfer read operation loads data from a selected half of a row in the DRAM into the SAM. TRG is brought low and latched at the falling edge of  $\overline{RAS}$ . Nine row-address bits (A0-A8) are also latched at the falling edge of  $\overline{RAS}$  to select one of the 512 rows available for the transfer. The nine column-address bits (A0-A8) are latched at the first falling edge of  $\overline{CASx}$ , where address bit A8 selects which half of the row is transferred. Address bits A0-A7 select one of the SAM's 256 available tap points from which the serial data is read out (see Figure 15).




Figure 15. Full-Register-Transfer Read

A full-register-transfer read can be performed in three ways: early load, real-time load (or midline load), or late load. Each of these offers the flexibility of controlling the TRG trailing edge in the full-register-transfer read cycle (see Figure 16).




Figure 16. Example of Full-Register-Transfer Read Operations



#### split-register-transfer read

In the split-register-transfer-read operation, the serial-data register is split into halves. The low half contains bits 0–127, and the high half contains bits 128–255. While one half is being read out of the SAM port, the other half can be loaded from the memory array.





Figure 17. Split-Register-Transfer Read

To invoke a split-register-transfer-read cycle, DSF is brought high,  $\overline{TRG}$  is brought low, and both are latched at the falling edge of  $\overline{RAS}$ . Nine row-address bits (A0-A8) are also latched at the falling edge of  $\overline{RAS}$  to select one of the 512 rows available for the transfer. Eight of the nine column-address bits (A0-A6 and A8) are latched at the first falling edge of  $\overline{CASx}$ . Column-address bit A8 selects which half of the row is to be transferred. Column-address bits A0-A6 selects one of the 127 tap points in the specified half of the SAM. Column-address bit A7 is ignored, and the split-register transfer is controlled internally to select the inactive register half.



† A7 shown as internally controlled.

Figure 18. Example of a Split-Register-Transfer Read Operation

A full-register-transfer-read cycle must precede the first split-register-transfer-read cycle to ensure proper operation. After the full-register-transfer-read cycle, the first split-register-transfer-read cycle can follow immediately without any minimum SC-clock requirement.



#### split-register-transfer read (continued)

QSF indicates which half of the register is being accessed during serial-access operation. When QSF is low, the serial-address pointer is accessing the lower (least significant) 128 bits of the SAM. When QSF is high, the pointer is accessing the higher (most significant) 128 bits of the SAM. QSF changes state upon completing a full-register-transfer-read cycle. The tap point loaded during the current transfer cycle determines the state of QSF. QSF also changes state when a boundary between two register halves is reached.




Figure 19. Example of a Split-Register-Transfer Read After a Full-Register-Transfer Read




Figure 20. Example of Successive Split-Register-Transfer-Read Operations



#### serial-read operation

The serial-read operation can be performed through the SAM port simultaneously and asynchronously with DRAM operations except during transfer operations. Serial data can be read from the SAM by clocking SC starting at the tap point loaded by the preceding transfer cycle, proceeding sequentially to the most significant bit (bit 255), and then wrapping around to the least significant bit (bit 0), as shown in Figure 21.




Figure 21. Serial-Pointer Direction for Serial Read

For split-register-transfer-read operation, serial data can be read out from the active half of the SAM by clocking SC starting at the tap point loaded by the preceding split-register-transfer cycle. The serial pointer then proceeds sequentially to the most significant bit of the half, bit 127 or bit 255. If there is a split-register-transfer read to the inactive half during this period, the serial pointer points next to the tap point location loaded by that split-register transfer (see Figure 22).



Figure 22. Serial Pointer for Split-Register Read - Case I

If there is no split-register-transfer read to the inactive half during this period, the serial pointer points next to bit 128 or bit 0, respectively (see Figure 23).



Figure 23. Serial Pointer for Split-Register Read – Case II

#### split-register programmable stop point

The SMJ55161 offers a programmable stop-point mode for split-register-transfer read operations. This mode can be used to improve two-dimensional drawing performance in a nonscanline data format.

For a split-register-transfer-read operation, the stop point is defined as a register location at which the serial output stops coming from one half of the SAM and switches to the opposite half of the SAM. While in stop-point mode, the SAM is divided into partitions whose length is programmed via row addresses A4–A7 in a CBR set (CBRS) cycle. The last serial-address location of each partition is the stop point (see Figure 24).




Figure 24. Example of the SAM With Partitions




### split-register programmable stop point (continued)

Stop-point mode is not active until the CBRS cycle is initiated. The CBRS operation is enabled by holding CASx and WE low and DSF high on the falling edge of RAS. The falling edge of RAS also latches row addresses A4–A7 which are used to define the SAM's partition length. The other row-address inputs are don't cares. Stop-point mode should be initiated after the initialization cycles are performed (see Table 5).

MAXIMUM	Al	DDRESS	AT RAS	IN CBF	RS CYCL	.E	NUMBER OF	STOP-POINT LOCATIONS
PARTITION LENGTH	A8	A7	A6	A5	A4	A0-A3	PARTITIONS	STOF-FOINT LOCATIONS
16	Х	L	L	L	L	Х	16	15, 31, 47, 63, 79, 95, 111, 127, 143, 159, 175, 191, 207, 223, 239, 255
32	Х	L	L	L	Н	Х	8	31, 63, 95, 127, 159, 191, 223, 255
64	Х	L	L	Н	Н	Х	4	63, 127, 191, 255
128 (default)	Х	L	Н	Н	Н	Х	2	127, 255

**Table 5. Programming Code for Stop-Point Mode** 

In stop-point mode, the tap point loaded during the split-register-transfer read cycle determines the SAM partition in which the serial output begins and at which stop point the serial output stops coming from one half of the SAM and switches to the opposite half of the SAM (see Figure 25).






Figure 25. Example of Split-Register Operation With Programmable Stop Points

### 256-/512-bit compatibility of split-register programmable stop point

The stop-point mode is designed to be compatible with both 256-bit SAM and 512-bit SAM devices. After the CBRS cycle is initiated, the stop-point mode becomes active. In stop-point mode only, column-address bits AY7 and AY8 are internally swapped to assure compatibility (see Figure 26). This address-bit swap applies to the column address and is effective for all DRAM and transfer cycles. For example, during the split-register-transfer cycle with stop point, column-address bit AY8 is a don't care and AY7 decodes the DRAM half-row for the split-register transfer. During stop-point mode, a CBR (option reset) cycle is not recommended because this ends the stop-point mode and restores address bits AY7 and AY8 to their normal functions. Consistent use of CBR cycles ensures that the SMJ55161 remains in normal mode.




Figure 26. DRAM-to-SAM Mapping, Nonstop-Point Versus Stop Point

IMPORTANT: For proper device operation, a stop-point-mode (CBRS) cycle should be initiated immediately after the power-up initialization cycles are performed.

#### power up

To achieve proper device operation, an initial pause of 200  $\mu s$  is required after power up followed by a minimum of eight  $\overline{RAS}$  cycles or eight CBR cycles to initialize the DRAM port. A full-register-transfer-read cycle and two SC cycles are required to initialize the SAM port.

After initialization, the internal state of the SMJ55161 is as shown in Table 6.

Table 6. Internal State of SMJ55161

	STATE AFTER INITIALIZATION
QSF	Defined by the transfer cycle during initialization
Write mode	Nonpersistent mode
Write-mask register	Undefined
Color register	Undefined
Serial-register tap point	Defined by the transfer cycle during initialization
SAM port	Output mode



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> (see Note 1)	–1 V to	7 V
Voltage range on any pin	–1 V to	7 V
Short-circuit output current	50	) mA
Power dissipation	1	.1 W
Operating free-air temperature range, T <sub>A</sub>	- 55°C to 12	25°C
Storage temperature range, T <sub>Sto</sub>	-65°C to 15	50°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
Vss	Supply voltage		0		V
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	-1		0.8	V
TA	Operating free-air temperature	- 55		125	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

## electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			SAM	'55161-75		'55161-80		
	Input current (leakage)  Output current (leakage) (see Note 3 C1 Operating current § C1A Operating current § C2A Standby current C3 RAS-only refresh current C4 Page-mode current § C4A Page-mode current § C5A CBR current	TEST CONDITIONS <sup>‡</sup>	PORT	MIN N	1AX	MIN	MAX	UNIT
Vон	High-level output voltage	I <sub>OH</sub> = -1 mA		2.4		2.4		V
VOL	Low-level output voltage	I <sub>OL</sub> = 2 mA			0.4		0.4	V
Ц	Input current (leakage)	$V_{CC} = 5.5 \text{ V},$ $V_{I} = 0 \text{ V to } 5.8 \text{ V},$ All other pins at 0 V to $V_{CC}$		:	±10		±10	μΑ
IO	Output current (leakage) (see Note 3)	$V_{CC} = 5.5 \text{ V}, V_{O} = 0 \text{ V to } V_{CC}$		:	±10		±10	μΑ
ICC1	Operating current§	See Note 4	Standby		165		160	mA
ICC1A	Operating current§	$t_{C(SC)} = MIN$	Active		210		195	mA
ICC2	Standby current	All clocks = V <sub>CC</sub>	Standby		12		12	mA
ICC2A	Standby current	$t_{C(SC)} = MIN$	Active		70		65	mA
ICC3	RAS-only refresh current	See Note 4	Standby		165		160	mA
I <sub>CC3A</sub>	RAS-only refresh current	$t_{C(SC)} = MIN,$ (See Note 5)	Active		215		195	mA
I <sub>CC4</sub>	Page-mode current§	$t_{C(P)} = MIN,$ (See Note 5)	Standby		100		95	mA
I <sub>CC4A</sub>	Page-mode current§	$t_{C(SC)} = MIN,  (See Note 5)$	Active		145		130	mA
I <sub>CC5</sub>	CBR current	See Note 4	Standby		165		160	mA
I <sub>CC5A</sub>	CBR current	$t_{C(SC)} = MIN,  (See Note 5)$	Active		210		195	mA
ICC6	Data-transfer current	See Note 4	Standby		180		170	mA
ICC6A	Data-transfer current	$t_{C(SC)} = MIN$	Active		225		200	mA

<sup>‡</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

NOTES: 3. SE is disabled for SQ output leakage tests.

- 4. Measured with one address change while  $\overline{RAS} = V_{IL}$ ;  $t_{C(rd)}$ ,  $t_{C(W)}$ ,  $t_{C(TRD)} = MIN$
- 5. Measured with one address change while  $\overline{CASx} = V_{IH}$



NOTE 1: All voltage values are with respect to VSS.

<sup>§</sup> Measured with outputs open

## capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 6)

	PARAMETER	MIN	TYP	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs		5	10	pF
C <sub>i(RC)</sub>	Input capacitance, address-strobe inputs		8	10	pF
C <sub>i(W)</sub>	Input capacitance, write-enable input		7	10	pF
C <sub>i(SC)</sub>	Input capacitance, serial clock		6	10	pF
C <sub>i(SE)</sub>	Input capacitance, serial enable		7	10	pF
C <sub>i(DSF)</sub>	Input capacitance, special function		7	10	pF
C <sub>i(TRG)</sub>	Input capacitance, transfer-register input		7	10	pF
C <sub>o(O)</sub>	Output capacitance, SQ and DQ		12	15	pF
C <sub>o(QSF)</sub>	Output capacitance, QSF		10	12	pF

NOTE 6:  $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ , and the bias on pins under test is 0 V.

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 7)

	DADAMETED	TEST	ALT.	'5516	1-75	'5516	1-80	UNIT
	PARAMETER	CONDITIONS†	SYMBOL	MIN	MAX	MIN	MAX	UNII
ta(C)	Access time from CASx	$t_{d(RLCL)} = MAX$	tCAC		20		20	ns
ta(CA)	Access time from column address	$t_{d(RLCL)} = MAX$	t <sub>AA</sub>		38		40	ns
ta(CP)	Access time from CASx high	$t_{d(RLCL)} = MAX$	<sup>t</sup> CPA		43		45	ns
ta(R)	Access time from RAS	$t_{d(RLCL)} = MAX$	<sup>t</sup> RAC		75		80	ns
ta(G)	Access time of DQ from TRG low		<sup>t</sup> OEA		20		20	ns
ta(SQ)	Access time of SQ from SC high	$C_{L} = 30 \text{ pF}$	t <sub>SCA</sub>		23		25	ns
ta(SE)	Access time of SQ from SE low	$C_{L} = 30 \text{ pF}$	<sup>t</sup> SEA		18		20	ns
<sup>t</sup> dis(CH)	Disable time, random output from CASx high (see Note 8)	C <sub>L</sub> = 50 pF	<sup>t</sup> OFF	0	20	0	20	ns
<sup>t</sup> dis(RH)	Disable time, random output from RAS high (see Note 8)	C <sub>L</sub> = 50 pF		0	20	0	20	ns
tdis(G)	Disable time, random output from TRG high (see Note 8)	C <sub>L</sub> = 50 pF	<sup>t</sup> OEZ	0	20	0	20	ns
<sup>t</sup> dis(WL)	Disable time, random output from WE low (see Note 8)	C <sub>L</sub> = 50 pF	tWEZ	0	25	0	25	ns
<sup>t</sup> dis(SE)	Disable time, serial output from SE high (see Note 8)	C <sub>L</sub> = 30 pF	<sup>t</sup> SEZ	0	18	0	20	ns

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

- NOTES: 7. Switching times for RAM-port output are measured with a load equivalent to one TTL load and 50 pF. Data-out reference level: V<sub>OH</sub> / V<sub>OL</sub> = 2 V/0.8 V. Switching times for SAM-port output are measured with a load equivalent to one TTL load and 30 pF. Serial-data out reference level: V<sub>OH</sub> / V<sub>OL</sub> = 2 V/0.8 V.
  - 8.  $t_{dis(CH)}$ ,  $t_{dis(RH)}$ ,  $t_{dis(Q)}$ ,  $t_{dis(WL)}$ , and  $t_{dis(SE)}$  are specified when the output is no longer driven.



# timing requirements over recommended ranges of supply voltage and operating free-air temperature $\!\!\!\!\!\!\!^{\dagger}$

		ALT.	'551	61-75	'551	61-80	UNIT
		SYMBOL	MIN	MAX	MIN	MAX	UNII
t <sub>c(rd)</sub>	Cycle time, read	t <sub>RC</sub>	140		150		ns
t <sub>C(W)</sub>	Cycle time, write	twc	140		150		ns
t <sub>c</sub> (rdW)	Cycle time, read-modify-write	tRMW	188		200		ns
t <sub>C</sub> (P)	Cycle time, page-mode read, write	tPC	48		50		ns
t <sub>c</sub> (RDWP)	Cycle time, page-mode read-modify-write	<sup>t</sup> PRMW	88		90		ns
tc(TRD)	Cycle time, transfer read	<sup>t</sup> RC	140		150		ns
t <sub>c(SC)</sub>	Cycle time, serial clock (see Note 9)	tscc	24		30		ns
tw(CH)	Pulse duration, CASx high	t <sub>CPN</sub>	10		10		ns
t <sub>w(CL)</sub>	Pulse duration, CASx low (see Note 10)	tCAS	20	10 000	20	10 000	ns
tw(RH)	Pulse duration, RAS high	t <sub>RP</sub>	55		60		ns
t <sub>w(RL)</sub>	Pulse duration, RAS low (see Note 11)	tRAS	75	10 000	80	10 000	ns
t <sub>w(WL)</sub>	Pulse duration, WE low	t <sub>WP</sub>	13		15		ns
tw(TRG)	Pulse duration, TRG low		20		20		ns
tw(SCH)	Pulse duration, SC high	tSC	9		10		ns
tw(SCL)	Pulse duration, SC low	tSCP	9		10		ns
tw(GH)	Pulse duration, TRG high	tTP	20		20		ns
tw(RL)P	Pulse duration, RAS low (page mode)	t <sub>RASP</sub>	75	100 000	80	100 000	ns
t <sub>su(CA)</sub>	Setup time, column address before CASx low	tASC	0		0		ns
t <sub>su(SFC)</sub>	Setup time, DSF before CASx low	tFSC	0		0		ns
t <sub>su(RA)</sub>	Setup time, row address before RAS low	t <sub>ASR</sub>	0		0		ns
t <sub>su(WMR)</sub>	Setup time, WE before RAS low	tWSR	0		0		ns
t <sub>su(DQR)</sub>	Setup time, DQ before RAS low	tMS	0		0		ns
t <sub>su</sub> (TRG)	Setup time, TRG high before RAS low	tTHS	0		0		ns
t <sub>su(SFR)</sub>	Setup time, DSF low before RAS low	tFSR	0		0		ns
t <sub>su(DCL)</sub>	Setup time, data valid before CASx low	tDSC	0		0		ns
t <sub>su(DWL)</sub>	Setup time, data valid before WE low	t <sub>DSW</sub>	0		0		ns
t <sub>su(rd)</sub>	Setup time, read command, WE high before CASx low	t <sub>RCS</sub>	0		0		ns
t <sub>su(WCL)</sub>	Setup time, early-write command, WE low before CASx low	twcs	0		0		ns
t <sub>su(WCH)</sub>	Setup time, WE low before CASx high, write	tCWL	18		20		ns
t <sub>su(WRH)</sub>	Setup time, WE low before RAS high, write	tRWL	20		20		ns
th(CLCA)	Hold time, column address after CASx low	<sup>t</sup> CAH	13		15		ns
th(SFC)	Hold time, DSF after CASx low	t <sub>CFH</sub>	15		15		ns
th(RA)	Hold time, row address after RAS low	t <sub>RAH</sub>	10		10		ns

† Timing measurements are referenced to V<sub>IL</sub> MAX and V<sub>IH</sub> MIN.

NOTES: 9. Cycle time assumes  $t_t = 3$  ns.



<sup>10.</sup>  $\frac{\text{In a re}}{\text{CASx}} \text{ low time } [t_{W(CL)}] \text{ and } t_{SU(WCH)} \text{ must be observed. Depending on the transition times, this can require additional } \\ \frac{\text{CASx}}{\text{CASx}} \text{ low time } [t_{W(CL)}].$ 

<sup>11.</sup> In a read-modify-write cycle, t<sub>d(RLWL)</sub> and t<sub>su(WRH)</sub> must be observed. Depending on the transition times, this can require additional RAS low time [t<sub>w(RL)</sub>].

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued) †

			ALT.	'5516	1-75	'5516	1-80	UNIT
			SYMBOL	MIN	MAX	MIN	MAX	UNII
th(TRG)	Hold time, TRG after RAS low		<sup>t</sup> THH	15		15		ns
th(RWM)	Hold time, write mask after RAS low		tRWH	15		15		ns
th(RDQ)	Hold time, DQ after RAS low (write-mask operation)		tMH	15		15		ns
th(SFR)	Hold time, DSF after RAS low		<sup>t</sup> RFH	10		10		ns
th(RLCA)	Hold time, column address valid after RAS low (see Not	e 12)	<sup>t</sup> AR	33		35		ns
th(CLD)	Hold time, data valid after CASx low		<sup>t</sup> DH	15		15		ns
th(RLD)	Hold time, data valid after RAS low (see Note 12)		<sup>t</sup> DHR	35		35		ns
th(WLD)	Hold time, data valid after WE low		t <sub>DH</sub>	15		15		ns
th(CHrd)	Hold time, read, WE high after CASx high (see Note 13)	1	tRCH	0		0		ns
th(RHrd)	Hold time, read, WE high after RAS high (see Note 13)		<sup>t</sup> RRH	0		0		ns
th(CLW)	Hold time, write, WE low after CASx low		tWCH	15		15		ns
th(RLW)	Hold time, write, WE low after RAS low (see Note 12)		tWCR	35		35		ns
th(WLG)	Hold time, TRG high after WE low (see Note 14)		<sup>t</sup> OEH	10		10		ns
th(SHSQ)	Hold time, SQ valid after SC high		t <sub>SOH</sub>	2		2		ns
th(RSF)	Hold time, DSF after RAS low		t <sub>FHR</sub>	35		35		ns
th(CLQ)	Hold time, output valid after CASx low		<sup>t</sup> DHC	0		0		ns
turni our	Delay time, RAS low to CASx high		tCSH	75		80		ns
<sup>t</sup> d(RLCH)	Delay time, RAS low to CASX high	(See Note 15)	<sup>t</sup> CHR	13		15		115
<sup>t</sup> d(CHRL)	Delay time, CASx high to RAS low		<sup>t</sup> CRP	0		0		ns
td(CLRH)	Delay time, CASx low to RAS high		<sup>t</sup> RSH	20		20		ns
td(CLWL)	Delay time, CASx low to WE low (see Notes 16 and 17)		tCWD	48		50		ns
td(RLCL)	Delay time, RAS low to CASx low (see Note 18)		t <sub>RCD</sub>	20	50	20	60	ns
<sup>t</sup> d(CARH)	Delay time, column address valid to RAS high		t <sub>RAL</sub>	38		40		ns
td(CACH)	Delay time, column address valid to CASx high		<sup>t</sup> CAL	38		40		ns
td(RLWL)	Delay time, RAS low to WE low (see Note 16)		tRWD	100		105		ns
td(CAWL)	Delay time, column address valid to WE low (see Note 1	16)	tAWD	63		65		ns
td(CLRL)	Delay time, CASx low to RAS low (see Note 15)		tCSR	0		0		ns
<sup>t</sup> d(RHCL)	Delay time, RAS high to CASx low (see Note 15)		tRPC	0		0		ns
<sup>t</sup> d(CLGH)	Delay time, CASx low to TRG high for DRAM read cycle	es		20		20		ns
<sup>t</sup> d(GHD)	Delay time, TRG high before data applied at DQ		tOED	15		15		ns

 $\dagger$  Timing measurements are referenced to V<sub>IL</sub> MAX and V<sub>IH</sub> MIN.

NOTES: 12. The minimum value is measured when  $t_{d(RLCL)}$  is set to  $t_{d(RLCL)}$  MIN as a reference. 13. Either  $t_{h(RHrd)}$  or  $t_{d(CHrd)}$  must be satisfied for a read cycle.

- 14. Output-enable-controlled write. Output remains in the high-impedance state for the entire cycle.
- 15. CBR refresh operation only
- 16. Read-modify-write operation only
- 17. TRG must disable the output buffers prior to applying data to the DQ pins.
- 18. The maximum value is specified only to assure RAS access time.



## timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued) $^{\dagger}$

		ALT.	'55161-75		'55161-80		UNIT	
		SYMBOL	MIN	MAX	MIN	MAX	UNII	
td(RLTH)	Delay time, RAS low to TRG high (see Note 19)	<sup>t</sup> RTH	58		60		ns	
td(RLSH)	Delay time, RAS low to first SC high after TRG high (see Note 20)	tRSD	75		80		ns	
td(RLCA)	Delay time, RAS low to column address valid	tRAD	15	35	15	40	ns	
td(GLRH)	Delay time, TRG low to RAS high	<sup>t</sup> ROH	20		20		ns	
td(CLSH)	Delay time, CASx low to first SC high after TRG high (see Note 20)	tCSD	23		25		ns	
td(SCTR)	Delay time, SC high to TRG high (see Notes 19 and 20)	tTSL	5		5		ns	
td(THRH)	Delay time, TRG high to RAS high (see Note 19)	tTRD	-10		-10		ns	
td(THRL)	Delay time, TRG high to RAS low (see Note 21)	tTRP	55		60		ns	
td(THSC)	Delay time, TRG high to SC high (see Note 19)	tTSD	18		20		ns	
<sup>t</sup> d(RHMS)	Delay time, RAS high to last (most significant) rising edge of SC before boundary switch during split-register-transfer read cycles		20		20		ns	
td(CLTH)	Delay time, CASx low to TRG high in real-time-transfer read cycles	<sup>t</sup> CTH	15		15		ns	
td(CASH)	Delay time, column address to first SC in early-load-transfer read cycles	<sup>t</sup> ASD	28		30		ns	
<sup>t</sup> d(CAGH)	Delay time, column address to TRG high in real-time-transfer read cycles	<sup>t</sup> ATH	20		20		ns	
td(DCL)	Delay time, data to CASx low	<sup>t</sup> DZC	0		0		ns	
td(DGL)	Delay time, data to TRG low	tDZO	0		0		ns	
<sup>t</sup> d(MSRL)	Delay time, last (most significant) rising edge of SC to RAS low before boundary switch during split-register-transfer read cycles		20		20		ns	
td(SCQSF)	Delay time, last (127 or 255) rising edge of SC to QSF switching at the boundary during split-register-transfer read cycles (see Note 22)	tSQD		28		30	ns	
<sup>t</sup> d(CLQSF)	Delay time, CASx low to QSF switching in transfer-read cycles (see Note 22)	tCQD		33		35	ns	
<sup>t</sup> d(GHQSF)	Delay time, TRG high to QSF switching in transfer-read cycles (see Note 22)	tTQD		28		30	ns	
<sup>t</sup> d(RLQSF)	Delay time, RAS low to QSF switching in transfer-read cycles (see Note 22)	<sup>t</sup> RQD		73		75	ns	
trf(MA)	Refresh time interval, memory	<sup>t</sup> REF		8		8	ms	
t <sub>t</sub>	Transition time	tŢ	3	50	3	50	ns	

<sup>†</sup> Timing measurements are referenced to V<sub>IL</sub> MAX and V<sub>IH</sub> MIN.

NOTES: 19. Real-time-load transfer read or late-load-transfer read cycle only

- 20. Early-load-transfer read cycle only
- 21. Full-register-(read) transfer cycles only
- 22. Switching times for QSF output are measured with a load equivalent to one TTL load and 30 pF, and the output reference level is  $V_{OH} / V_{OL} = 2 \text{ V}/0.8 \text{ V}$ .



#### PARAMETER MEASUREMENT INFORMATION




Figure 27. Read-Cycle Timing With CASx-Controlled Output






Figure 28. Read-Cycle Timing With RAS-Controlled Output






Figure 29. Early-Write-Cycle Timing

Table 7. Early-Write-Cycle State Table

CYCLE	STATE			
CTOLE	1	2	3	
Write operation (nonmasked)	Н	Don't care	Valid data	
Write operation with nonpersistent write-per-bit	L	Write mask	Valid data	
Write operation with persistent write-per-bit	L	Don't care	Valid data	



## PARAMETER MEASUREMENT INFORMATION t<sub>c(W)</sub> tw(RL) RAS − <sup>t</sup>w(RH) → td(RLCH) td(CLRH) td(CHRL) td(CHRL) ─► <sup>– t</sup>d(RLCL) → ← t<sub>t</sub> tw(CL) CASx td(RLCA) th(RLCA) tw(CH) t<sub>su(CA)</sub> ▶ td(CACH) th(RA) th(CLCA) tsu(RA) td(CARH) Row Column A0-A8 th(RSF) tsu(SFC) th(SFC) t<sub>su(SFR)</sub> th(SFR) DSF ld tsu(rd) TRG tsu(WRH) tsu(TRG) tsu(WCH) th(CLW) td(GHD) th(RLW) tsu(WMR) th(WLG) th(RWM)tw(WL) WE tsu(DWL) H tsu(DQR) → th(WLD) th(RDQ) th(RLD)

Figure 30. Late-Write-Cycle Timing (Output-Enable-Controlled Write)

3


2

DQ0-DQ15

**Table 8. Late-Write-Cycle State Table** 

CYCLE	STATE			
CTOLE	1	2	3	
Write operation (nonmasked)	Н	Don't care	Valid data	
Write operation with nonpersistent write-per-bit	L	Write mask	Valid data	
Write operation with persistent write-per-bit	L	Don't care	Valid data	





<sup>†</sup> Load-write-mask-register cycle puts the device into the persistent write-per-bit mode.

Figure 31. Load-Write-Mask-Register-Cycle Timing (Early-Write Load)








Figure 32. Load-Write-Mask-Register-Cycle Timing (Late-Write Load)

<sup>&</sup>lt;sup>†</sup> Load-write-mask-register cycle puts the device into the persistent write-per-bit mode.





Figure 33. Read-Write-/Read-Modify-Write-Cycle Timing

Table 9. Read-Write-/Read-Modify-Write-Cycle State Table

CYCLE	STATE			
CTCLE	1	2	3	
Write operation (nonmasked)	Н	Don't care	Valid data	
Write operation with nonpersistent write-per-bit	L	Write mask	Valid data	
Write operation with persistent write-per-bit	L	Don't care	Valid data	






NOTES: A. Access time is  $t_{a(CP)}$  or  $t_{a(CA)}$  dependent.

- B. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.
- C. A write cycle or a read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated and the proper polarity of DSF is selected on the falling edge of RAS and CASx to select the desired write mode (normal, block write, etc.).

Figure 34. Enhanced-Page-Mode Read-Cycle Timing





NOTES: A. Referenced to the first falling edge of  $\overline{\text{CASx}}$  or the falling edge of  $\overline{\text{WE}}$ , whichever occurs later


B. A read cycle or a read-modify-write cycle can be intermixed with write cycles, observing read and read-modify-write timing specifications. To ensure page-mode cycle time, TRG must remain high throughout the entire page-mode operation if the late write feature is used. If the early write-cycle timing is used, the state of TRG is a don't care after the minimum period th(TRG) from the falling edge of RAS.

Figure 35. Enhanced-Page-Mode Write-Cycle Timing Table 10. Enhanced-Page-Mode Write-Cycle State Table

CYCLE	STATE				
CTCLE	1	2	3	4	5
Write operation (nonmasked)	L	L	Н	Don't care	Valid data
Write operation with nonpersistent write-per-bit	L	L	L	Write mask	Valid data
Write operation with persistent write-per-bit	L	L	L	Don't care	Valid data
Load-write mask on either the first falling edge of CASx or the falling edge of WE, whichever occurs later.†	Н	L	Н	Don't care	Write mask

T Load-write-mask-register cycle puts the device in the persistent write-per-bit mode. Column address at the falling edge of CASx is a don't care during this cycle.





NOTES: A. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.


B. A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

Figure 36. Enhanced-Page-Mode Read-Modify-Write-Cycle Timing Table 11. Enhanced-Page-Mode Read-Modify-Write-Cycle State Table

CYCLE		STATE				STATE			
CTCLE	1	2	3	4	5				
Write operation (nonmasked)	L	L	Н	Don't care	Valid data				
Write operation with nonpersistent write-per-bit	L	L	L	Write mask	Valid data				
Write operation with persistent write-per-bit	L	L	L	Don't care	Valid data				
Load write-mask register on either the first falling edge of CASx or the falling edge of WE, whichever occurs later.†	Н	L	Н	Don't care	Write mask				

† Load-write-mask-register cycle puts the device in the persistent write-per-bit mode. Column address at the falling edge of CASx is a don't care during this cycle.





NOTES: A. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

B. A write cycle or a read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated and the proper polarity of DSF is selected on the falling edge of RAS and CASx to select the desired write mode (normal, block write, etc.).

Figure 37. Enhanced-Page-Mode Read-/Write-Cycle Timing






Figure 38. Load-Color-Register-Cycle Timing (Early-Write Load)






Figure 39. Load-Color-Register-Cycle Timing (Late-Write Load)






Figure 40. Block-Write-Cycle Timing (Early Write)

Table 12. Block-Write-Cycle State Table

CYCLE	STATE			
CTOLE	1	2	3	
Block-write operation (nonmasked)	Н	Don't care	Column mask	
Block-write operation with nonpersistent write-per-bit	L	Write mask	Column mask	
Block-write operation with persistent write-per-bit	L	Don't care	Column mask	

Write-mask data 0: I/O write disable

1: I/O write enable

Column-mask data DQi – DQi + 3 0: column-write disable

(i = 0, 4, 8, 12) 1: column-write enable

Example:

DQ0 — column 0 (address A1 = 0, A0 = 0)

DQ1 — column 1 (address A1 = 0, A0 = 1)

DQ2 — column 2 (address A1 = 1, A0 = 0)

DQ3 — column 3 (address A1 = 1, A0 = 1)



#### PARAMETER MEASUREMENT INFORMATION tc(W) tw(RL) RAS tw(RH) ∃ td(RLCH) td(CLRH) td(RLCL) td(CHRL) → td(CHRL) tw(CL) CASx td(RLCA) td(CACH) tw(CH) th(RLCA) td(CARH) th(RA) tsu(CA) <sup>t</sup>su(RA) → th(CLCA) Row A0-A8 **Block Address** tsu(SFR) -+ tsu(SFC) A2-A8 th(SFR) th(SFC) DSF ↑ tsu(TRG) TRG th(CLW) tsu(WCH) td(GHD) th(RLW) tsu(WRH) tsu(WMR) th(WLG) <sup>t</sup>h(RWM) tw(WL) WE tsu(DQR) tsu(DWL) th(RDQ) — th(WLD) th(RLD) DQ0-DQ15

Figure 41. Block-Write-Cycle Timing (Late Write)

Table 13. Block-Write-Cycle State Table

CYCLE	STATE			
CTCLE	1	2	3	
Block-write operation (nonmasked)	Н	Don't care	Column mask	
Block-write operation with nonpersistent write-per-bit	 L	Write mask	Column mask	
Block-write operation with persistent write-per-bit	L	Don't care	Column mask	

Write-mask data 0: I/O write disable

1: I/O write enable

Column-mask data DQi – DQi + 3 0: column-write disable

(i = 0, 4, 8, 12) 1: column-write enable

Example:


DQ0 — column 0 (address A1 = 0, A0 = 0)

DQ1 — column 1 (address A1 = 0, A0 = 1)

DQ2 — column 2 (address A1 = 1, A0 = 0)

DQ3 — column 3 (address A1 = 1, A0 = 1)





NOTES: A. Referenced to the first falling edge of  $\overline{\text{CASx}}$  or the falling edge of  $\overline{\text{WE}}$ , whichever occurs later

B. To ensure page-mode cycle time, TRG must remain high throughout the entire page-mode operation if the late-write feature is used. If the early-write cycle timing is used, the state of TRG is a don't care after the minimum period th(TRG) from the falling edge of RAS.

Figure 42. Enhanced-Page-Mode Block-Write-Cycle Timing

Table 14. Enhanced-Page-Mode Block-Write-Cycle State Table

CYCLE	STATE			
CTOLE	1	2	3	
Block-write operation (nonmasked)	Н	Don't care	Column mask	
Block-write operation with nonpersistent write-per-bit	L	Write mask	Column mask	
Block-write operation with persistent write-per-bit	L	Don't care	Column mask	

Write-mask data 0: I/O write disable

1: I/O write enable

Column-mask data DQi - DQi + 3 0: column-write disable

(i = 0, 4, 8, 12) 1: column-write enable

Example:

DQ0 — column 0 (address A1 = 0, A0 = 0)

DQ1 — column 1 (address A1 = 0, A0 = 1)

DQ2 — column 2 (address A1 = 1, A0 = 0)

DQ3 — column 3 (address A1 = 1, A0 = 1)






Figure 43. RAS-Only Refresh-Cycle Timing



#### \_\_\_\_\_\_




Figure 44. CBR-Refresh-Cycle Timing

**Table 15. CBR-Cycle State Table** 

CYCLE	STATE			
CTCLE	1	2	3	
CBR refresh with option reset	Don't care	L	Н	
CBR refresh with no reset	Don't care	Н	Н	
CBR refresh with stop-point set and no reset	Stop address	Н	L	





Figure 45. Hidden-Refresh-Cycle Timing

Table 16. Hidden-Refresh-Cycle State Table

CYCLE	STATE			
CTOLE	1	2	3	
CBR refresh with option reset	Don't care	L	Н	
CBR refresh with no reset	Don't care	Н	Н	
CBR refresh with stop-point set and no option reset	Stop address	Н	L	




#### DADAMETED MEASUREMENT INCORMATION



- NOTES: A. DQ outputs remain in the high-impedance state for the entire memory-to-data-register transfer cycle. The memory-to-data-register transfer cycle is used to load the data registers in parallel from the memory array. The 256 locations in each data register are written to from the 256 corresponding columns of the selected row.
  - B. Once data is transferred into the data registers, the SAM is in the serial-read mode, that is, the SQ is enabled, allowing data to be shifted out of the registers. Also, the first bit to read from the data register after TRG has gone high must be activated by a positive transition of SC.
  - C. A0 A7: register tap point; A8: identifies the DRAM row half
  - D. Early-load operation is defined as  $t_{h(TRG)}$  MIN <  $t_{h(TRG)}$  <  $t_{d(RLTH)}$  MIN.

Figure 46. Full-Register Transfer-Read Timing, Early-Load Operations






- NOTES: A. DQ outputs remain in the high-impedance state for the entire memory-to-data-register transfer cycle. The memory-to-data-register transfer cycle is used to load the data registers in parallel from the memory array. The 256 locations in each data register are written to from the 256 corresponding columns of the selected row.
  - B. Once data is transferred into the data registers, the SAM is in the serial-read mode, that is, the SQ is enabled, allowing data to be shifted out of the registers. Also, the first bit to read from the data register after TRG has gone high must be activated by a positive transition of SC.
  - C. A0-A7: register tap point; A8: identifies the DRAM row half
  - D. Late load operation is defined as  $t_{d(THRH)} < 0$  ns.

Figure 47. Full-Register Transfer Read-Timing, Real-Time Load Operation/Late-Load Operation






NOTE A: A0-A6: tap point of the given half; A7: don't care; A8: identifies the DRAM row half

Figure 48. Split-Register-Transfer-Read Timing





- NOTES: A. While the data is being read through the serial-data register, TRG is a don't care; however, TRG must be held high when RAS goes low. This is to avoid the initiation of a register-data transfer operation.
  - B. The serial data-out cycle is used to read data out of the data registers. Before data can be read via SQ, the device must be put into the read mode by performing a transfer-read cycle.

Figure 49. Serial-Read-Cycle Timing ( $\overline{SE} = V_{IL}$ )




## RAS tsu(TRG) -- th(TRG) TRG tc(SC) tc(SC) tw(SCH) tw(SCH) tw(SCH) tw(SCL) SC ta(SQ) ta(SQ) ta(SQ) th(SHSQ) - ta(SE) th(SHSQ) **Valid Out** Valid Out **Valid Out Valid Out** SQ tdis(SE) SE

- NOTES: A. While the data is being read through the serial-data register, TRG is a don't care; however, TRG must be held high when RAS goes low. This is to avoid the initiation of a register-data transfer operation.
  - B. The serial data-out cycle is used to read data out of the data registers. Before data can be read via SQ, the device must be put into the read mode by performing a transfer-read cycle.

Figure 50. Serial-Read Timing (SE-Controlled Read)





- NOTES: A. To achieve proper split-register operation, a full-register-transfer read must be performed before the first split-register-transfer cycle. This is necessary to initialize the data register and the starting tap location. First serial access can begin either after the full-register-transfer-read cycle (CASE II), during the first split-register-transfer cycle (CASE III), or even after the first split-register-transfer cycle (CASE III). There is no minimum requirement of SC clock between the full-register transfer-read cycle and the first split-register cycle.
  - B. A split-register transfer into the inactive half is not allowed until  $t_{d(MSRL)}$  is met.  $t_{d(MSRL)}$  is the minimum delay time between the rising edge of the serial clock of the last bit (bit 127 or 255) and the falling edge of RAS of the split-register-transfer cycle into the inactive half. After the  $t_{d(MSRL)}$  requirement is met, the split-register transfer into the inactive half must also satisfy the minimum  $t_{d(RHMS)}$  requirement.  $t_{d(RHMS)}$  is the minimum delay time between the rising edge of RAS of the split-register-transfer cycle into the inactive half and the rising edge of the serial clock of the last bit (bit 127 or 255).


Figure 51. Split-Register Operating Sequence



## **MECHANICAL DATA**

## GB (S-CPGA-P68)

#### **CERAMIC PIN GRID ARRAY PACKAGE**



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. Index mark may appear on top or bottom depending on package vendor.
- D. Pins are located within 0.005 (0,13) radius of true position relative to each other at maximum material condition and within 0.015 (0,38) radius relative to the center of the ceramic.
- E. This package can be hermetically sealed with metal lids or with ceramic lids using glass frit.
- F. The pins can be gold plated or solder dipped.
- G. Falls within MIL-STD-1835 CMGA1-PN and CMGA13-PN and JEDEC MO-067AA and MO-066AA, respectively



## **MECHANICAL DATA**

## HKC (R-CDFP-F64)


## **CERAMIC DUAL FLATPACK WITH TIE BAR**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. All leads not shown for clarity purposes.

## device symbolization







#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated