# Precision Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) with 8051 Microcontroller and Flash Memory 

## FEATURES

ANALOG FEATURES

- 24-BITS NO MISSING CODES
- 22-BITS EFFECTIVE RESOLUTION AT 10Hz Low Noise: 75nV
- PGA FROM 1 TO 128
- PRECISION ON-CHIP VOLTAGE REFERENCE
- 8 DIFFERENTIAL/SINGLE-ENDED CHANNELS
- ON-CHIP OFFSET/GAIN CALIBRATION
- OFFSET DRIFT: $0.02 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
- GAIN DRIFT: $0.5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
- ON-CHIP TEMPERATURE SENSOR
- SELECTABLE BUFFER INPUT
- BURNOUT DETECT
- 8-BIT CURRENT DAC

DIGITAL FEATURES
Microcontroller Core

- 8051-COMPATIBLE
- HIGH-SPEED CORE:

4 Clocks per Instruction Cycle

- DC TO 33MHz
- ON-CHIP OSCILLATOR
- PLL WITH 32kHz CAPABILITY
- SINGLE INSTRUCTION 121ns
- DUAL DATA POINTER

Memory

- 4kB OR 8kB OF FLASH MEMORY
- FLASH MEMORY PARTITIONING
- ENDURANCE 1M ERASE/WRITE CYCLES, 100 YEAR DATA RETENTION
- 128 BYTES DATA SRAM
- IN-SYSTEM SERIALLY PROGRAMMABLE
- FLASH MEMORY SECURITY
- 1kB BOOT ROM

Peripheral Features

- 16 DIGITAL I/O PINS
- ADDITIONAL 32-BIT ACCUMULATOR
- TWO 16-BIT TIMER/COUNTERS
- SYSTEM TIMERS
- PROGRAMMABLE WATCHDOG TIMER
- FULL DUPLEX USART
- BASIC SPI ${ }^{\text {TM }}$
- BASIC ${ }^{2} C^{T M}$
- POWER MANAGEMENT CONTROL
- INTERNAL CLOCK DIVIDER
- IDLE MODE CURRENT < 200 A
- STOP MODE CURRENT < 100nA
- DIGITAL BROWNOUT RESET
- ANALOG LOW VOLTAGE DETECT
- 20 INTERRUPT SOURCES

GENERAL FEATURES

- PACKAGE: TQFP-48
- LOW POWER: 3mW
- INDUSTRIAL TEMPERATURE RANGE: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- POWER SUPPLY: 2.7V to 5.25 V


## APPLICATIONS

- INDUSTRIAL PROCESS CONTROL
- INSTRUMENTATION
- LIQUID/GAS CHROMATOGRAPHY
- BLOOD ANALYSIS
- SMART TRANSMITTERS
- PORTABLE INSTRUMENTS
- WEIGH SCALES
- PRESSURE TRANSDUCERS
- INTELLIGENT SENSORS
- PORTABLE APPLICATIONS
- DAS SYSTEMS

[^0]PACKAGE/ORDERING INFORMATION ${ }^{(1)}$

| PRODUCT | FLASH MEMORY | PACKAGE-LEAD | PACKAGE DESIGNATOR | SPECIFIED TEMPERATURE RANGE | PACKAGE MARKING |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MSC1200Y2 | 4 k | TQFP-48 | PFB | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | MSC1200Y2 |
| MSC1200Y2 | 4k |  |  |  |  |
| MSC1200Y3 MSC1200Y3 | $\begin{aligned} & 8 \mathrm{k} \\ & 8 \mathrm{k} \end{aligned}$ | TQFP-48 | PFB " | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | MSC1200Y3 |

NOTE: (1) For the most current package and ordering information, see the Package Option Addendum at the end of this data sheet, or refer to our web site at www.ti.com/msc.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$



NOTE: (1) Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute-maximumrated conditions for extended periods may affect device reliability.

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## MSC1200Yx FAMILY FEATURES

| FEATURES $^{(1)}$ | MSC1200Y2 $^{(2)}$ | MSC1200Y3 $^{(2)}$ |
| :--- | :---: | :---: |
| Flash Program Memory (Bytes) | Up to 4 k | Up to 8 k |
| Flash Data Memory (Bytes) | Up to 2 k | Up to 4 k |
| Internal Scratchpad RAM (Bytes) | 128 | 128 |

NOTES: (1) All peripheral features are the same on all devices; the flash memory size is the only difference. (2) The last digit of the part number ( N ) represents the onboard flash size $=\left(2^{N}\right)$ kBytes.

## ELECTRICAL CHARACTERISTICS: $\mathrm{AV}_{\mathrm{DD}}=5 \mathrm{~V}$

All specifications from $T_{M I N}$ to $T_{M A X}, D V_{D D}=+2.7 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{f}_{\mathrm{MOD}}=15.625 \mathrm{kHz}, \mathrm{PGA}=1$, Buffer ON, $\mathrm{f}_{\mathrm{DATA}}=10 \mathrm{~Hz}$, Bipolar, and $\mathrm{V}_{\text {REF }} \equiv(\mathrm{REF} \operatorname{IN}+)-(\mathrm{REF} \operatorname{IN}-)=+2.5 \mathrm{~V}$, unless otherwise noted.

| PARAMETER | CONDITION | MSC1200Yx |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| ANALOG INPUT (AINO-AIN7, AINCOM) <br> Analog Input Range <br> Full-Scale Input Voltage Range <br> Differential Input Impedance <br> Input Current <br> Bandwidth <br> Fast Settling Filter <br> Sinc ${ }^{2}$ Filter <br> Sinc $^{3}$ Filter <br> Programmable Gain Amplifier <br> Input Capacitance <br> Input Leakage Current <br> Burnout Current Sources | $\begin{gathered} \text { Buffer OFF } \\ \text { Buffer ON } \\ (\ln +)-(\mathrm{In}-) \\ \text { Buffer OFF } \\ \text { Buffer ON } \\ -3 \mathrm{~dB} \\ -3 \mathrm{~dB} \\ -3 \mathrm{~dB} \\ \text { User-Selectable Gain Ranges } \\ \text { Buffer ON } \\ \text { Multiplexer Channel Off, } \mathrm{T}=+25^{\circ} \mathrm{C} \\ \text { Buffer ON } \end{gathered}$ | $\left\lvert\, \begin{gathered} \text { AGND }-0.1 \\ \text { AGND }+50 \mathrm{mV} \end{gathered}\right.$ | $\begin{gathered} 7 / \mathrm{PGA} \\ 0.5 \\ \\ 0.469 \cdot \mathrm{f}_{\text {DATA }} \\ 0.318 \cdot \mathrm{f}_{\text {DATA }} \\ 0.262 \cdot \mathrm{f}_{\text {DATA }} \\ 7 \\ 0.5 \\ \pm 2 \end{gathered}$ | $\begin{aligned} & \mathrm{AV} \mathrm{VDD}+0.1 \\ & \mathrm{AV}_{\mathrm{DD}}-1.5 \\ & \pm \mathrm{V}_{\mathrm{REF}} / \mathrm{PGA} \end{aligned}$ | V <br> V <br> V <br> $M \Omega$ <br> nA <br> pF <br> pA <br> $\mu \mathrm{A}$ |
| ADC OFFSET DAC <br> Offset DAC Range Offset DAC Monotonicity Offset DAC Gain Error Offset DAC Gain Error Drift |  | 8 | $\begin{gathered} \pm \mathrm{V}_{\mathrm{REF}} /(2 \cdot \mathrm{PGA}) \\ \\ \pm 1.0 \\ 0.6 \end{gathered}$ |  | ```V Bits % of Range ppm/ }\mp@subsup{}{}{\circ}\textrm{C``` |

## ELECTRICAL CHARACTERISTICS: $\mathrm{AV}_{\mathrm{DD}}=5 \mathrm{~V}$ (Cont.)

All specifications from $T_{M I N}$ to $T_{M A X}, D V_{D D}=+2.7 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{f}_{\mathrm{MOD}}=15.625 \mathrm{kHz}, \mathrm{PGA}=1$, Buffer ON, $\mathrm{f}_{\mathrm{DATA}}=10 \mathrm{~Hz}$, Bipolar, and $\mathrm{V}_{\text {REF }} \equiv(\mathrm{REF} \operatorname{IN}+)-(\mathrm{REF} \operatorname{IN}-)=+2.5 \mathrm{~V}$, unless otherwise noted.

| PARAMETER | CONDITION | MSC1200Yx |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| SYSTEM PERFORMANCE <br> Resolution <br> ENOB <br> Output Noise <br> No Missing Codes <br> Integral Nonlinearity <br> Offset Error <br> Offset Driff( ${ }^{(1)}$ <br> Gain Error ${ }^{(2)}$ <br> Gain Error Drift ${ }^{(1)}$ <br> System Gain Calibration Range <br> System Offset Calibration Range <br> Common-Mode Rejection <br> Normal Mode Rejection <br> Power-Supply Rejection | Sinc ${ }^{3}$ Filter <br> End Point Fit, Differential Input <br> After Calibration <br> Before Calibration <br> After Calibration <br> Before Calibration <br> At DC $\begin{aligned} & \mathrm{f}_{\mathrm{CM}}=60 \mathrm{~Hz}, \mathrm{f}_{\mathrm{DATA}}=10 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{CM}}=50 \mathrm{~Hz}, \mathrm{f}_{\mathrm{DATA}}=50 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{CM}}=60 \mathrm{~Hz}, \mathrm{f}_{\text {DATA }}=60 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{SIG}}=50 \mathrm{~Hz}, \mathrm{f}_{\text {DATA }}=50 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{SIG}}=60 \mathrm{~Hz}, \mathrm{f}_{\mathrm{DATA}}=60 \mathrm{~Hz} \end{aligned}$ <br> At $D C, d B=-20 \log \left(\Delta V_{O U T} / \Delta V_{D D}\right)^{(3)}$ | 24 $24$ $\begin{gathered} 80 \\ -50 \\ 100 \end{gathered}$ | 22 cal Charac $\pm 0.0004$ 1.5 0.02 0.005 0.5 120 130 120 120 100 100 100 | tics $\pm 0.0015$ | Bits Bits Bits $\%$ FSR ppm of FS ppm of FS/ ${ }^{\circ} \mathrm{C}$ $\% \%$ $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ $\%$ of FS $\%$ of FS dB dB dB dB dB dB dB |
| VOLTAGE REFERENCE INPUTS <br> Reference Input Range $V_{\text {REF }}$ <br> Common-Mode Rejection Input Current | REF IN + , REF IN- $\begin{gathered} \mathrm{V}_{\text {REF }} \equiv(\mathrm{REF} \operatorname{IN}+)-(\text { REF IN }-) \\ \text { At DC } \\ \mathrm{V}_{\text {REF }}=2.5 \mathrm{~V}, \mathrm{PGA}=1 \end{gathered}$ | $\begin{gathered} \text { AGND } \\ 0.3 \end{gathered}$ | $\begin{gathered} 2.5 \\ 115 \\ 1 \end{gathered}$ | $\begin{gathered} A V_{D D}^{(2)} \\ A V_{D D} \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~dB} \\ \mu \mathrm{~A} \\ \hline \end{gathered}$ |
| ON-CHIP VOLTAGE REFERENCE <br> Output Voltage <br> Short-Circuit Current Source <br> Short-Circuit Current Sink <br> Short-Circuit Duration <br> Startup Time from Power ON <br> Temperature Sensor <br> Temperature Sensor Voltage <br> Temperature Sensor Coefficient | VREFH $=1$ at $+25^{\circ} \mathrm{C}$ VREFH = 0 <br> Sink or Source $\mathrm{T}=+25^{\circ} \mathrm{C}$ |  | 2.5 1.25 9 10 Indefinite 0.4 115 375 |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mathrm{~ms} \\ \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| IDAC OUTPUT CHARACTERISTICS <br> Full-Scale Output Current Maximum Short-Circuit Current Duration Compliance Voltage |  |  | $\begin{gathered} 1 \\ \text { Indefinite } \\ A V_{D D}-1.5 \\ \hline \end{gathered}$ |  | $\begin{gathered} \mathrm{mA} \\ \mathrm{~V} \end{gathered}$ |
| ANALOG POWER-SUPPLY REQUIREMENTS <br> Power-Supply Voltage <br> Analog Current <br> ADC Current <br> $I_{A D C}$ <br> $\mathrm{V}_{\text {REF }}$ Supply Current <br> $I_{\text {DAC }}$ Supply Current <br> $I_{\text {IDAC }}$ | $\begin{gathered} A V_{\text {DD }} \\ \text { Analog OFF, ALVD OFF, PDADC }=\text { PDIDAC }=1 \\ \text { PGA }=1, \text { Buffer OFF } \\ \text { PGA }=128, \text { Buffer OFF } \\ \text { PGA }=1 \text {, Buffer ON } \\ \text { PGA }=128, \text { Buffer ON } \\ \text { ADC ON } \\ \text { IDAC }=00_{\mathrm{H}} \\ \hline \end{gathered}$ | 4.75 | $\begin{aligned} & 5.0 \\ & <1 \\ & 170 \\ & 430 \\ & 230 \\ & 770 \\ & 360 \\ & 230 \end{aligned}$ | 5.25 | V nA $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |

NOTES: (1) Calibration can minimize these errors. (2) The gain calibration cannot have a REF $I N+$ of more than $A V_{D D}-1.5 \mathrm{~V}$ with buffer ON . To calibrate gain, turn buffer off. (3) DV ${ }_{\text {OUT }}$ is change in digital result.

## ELECTRICAL CHARACTERISTICS: $A V_{D D}=3 V$

All specifications from $T_{\text {MIN }}$ to $T_{M A X}, A V_{D D}=+3 V, D V_{D D}=+2.7 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{f}_{\text {MOD }}=15.625 \mathrm{kHz}, \mathrm{PGA}=1$, Buffer ON, $\mathrm{f}_{\mathrm{DATA}}=10 \mathrm{~Hz}$, Bipolar, and $\mathrm{V}_{\text {REF }} \equiv(\mathrm{REF} \operatorname{IN}+)-(\mathrm{REF} \operatorname{IN}-)=+1.25 \mathrm{~V}$, unless otherwise noted.

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} \& \multirow[b]{2}{*}{CONDITION} \& \multicolumn{3}{|c|}{MSC1200Yx} \& \multirow[b]{2}{*}{UNITS} \\
\hline \& \& MIN \& TYP \& MAX \& \\
\hline \begin{tabular}{l}
ANALOG INPUT (AINO-AIN7, AINCOM) \\
Analog Input Range \\
Full-Scale Input Voltage Range \\
Differential Input Impedance \\
Input Current \\
Bandwidth \\
Fast Settling Filter \\
Sinc \(^{2}\) Filter \\
Sinc \(^{3}\) Filter \\
Programmable Gain Amplifier \\
Input Capacitance \\
Input Leakage Current \\
Burnout Current Sources
\end{tabular} \& Buffer OFF
Buffer ON
\((\mathrm{In}+)-(\mathrm{In}-)\)
Buffer OFF
Buffer ON
-3 dB
-3 dB
-3 dB
User-Selectable Gain Ranges
Buffer On
Multiplexer Channel Off, \(\mathrm{T}=+25^{\circ} \mathrm{C}\)
Buffer ON \& \begin{tabular}{l}
\[
\begin{gathered}
\text { AGND - } 0.1 \\
\text { AGND }+50 \mathrm{mV}
\end{gathered}
\] \\
1
\end{tabular} \& \(7 / P G A\)
0.5
\(0.469 \cdot f_{\text {DATA }}\)
\(0.318 \cdot f_{\text {DATA }}\)
\(0.262 \cdot f_{\text {DATA }}\)
7
0.5
\(\pm 2\) \& \[
\begin{aligned}
\& A V_{\mathrm{DD}}+0.1 \\
\& \mathrm{AV} \mathrm{DD}-1.5 \\
\& \pm \mathrm{V}_{\mathrm{REF}} / \mathrm{PGA}
\end{aligned}
\] \& \begin{tabular}{l}
V \\
V \\
V \\
\(\mathrm{M} \Omega\) \\
nA \\
pF \\
pA \\
\(\mu \mathrm{A}\)
\end{tabular} \\
\hline \begin{tabular}{l}
ADC OFFSET DAC \\
Offset DAC Range Offset DAC Monotonicity Offset DAC Gain Error Offset DAC Gain Error Drift
\end{tabular} \& \& 8 \& \[
\begin{gathered}
\pm \mathrm{V}_{\mathrm{REF}} /(2 \cdot \mathrm{PGA}) \\
\\
\pm 1.5 \\
0.6
\end{gathered}
\] \& \& V
Bits
\(\%\) of Range
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline \begin{tabular}{l}
SYSTEM PERFORMANCE \\
Resolution \\
ENOB \\
Output Noise \\
No Missing Codes \\
Integral Nonlinearity \\
Offset Error \\
Offset Driff \({ }^{(1)}\) \\
Gain Error \({ }^{(2)}\) \\
Gain Error Drift \({ }^{(1)}\) \\
System Gain Calibration Range \\
System Offset Calibration Range \\
Common-Mode Rejection \\
Normal Mode Rejection \\
Power-Supply Rejection
\end{tabular} \& \begin{tabular}{l}
Sinc \(^{3}\) Filter \\
End Point Fit, Differential Input \\
After Calibration \\
Before Calibration \\
After Calibration \\
Before Calibration \\
At DC
\[
\begin{aligned}
\& \mathrm{f}_{\mathrm{CM}}=60 \mathrm{~Hz}, \mathrm{f}_{\mathrm{DATA}}=10 \mathrm{~Hz} \\
\& \mathrm{f}_{\mathrm{CM}}=50 \mathrm{~Hz}, \mathrm{f}_{\text {DATA }}=50 \mathrm{~Hz} \\
\& \mathrm{f}_{\mathrm{CM}}=60 \mathrm{~Hz}, \mathrm{f}_{\text {DATA }}=60 \mathrm{~Hz} \\
\& \mathrm{f}_{\mathrm{SIG}}=50 \mathrm{~Hz}, \mathrm{f}_{\text {DATA }}=50 \mathrm{~Hz} \\
\& \mathrm{f}_{\text {SIG }}=60 \mathrm{~Hz}, \mathrm{f}_{\text {DATA }}=60 \mathrm{~Hz}
\end{aligned}
\] \\
At \(D C, d B=-20 \log \left(D V_{\text {OUT }} / D V_{D D}\right)^{(3)}\)
\end{tabular} \& 24
24

80
-50

100 \& | 22 |
| :--- |
| Typical Characte | \& istics

$$
\pm 0.0015
$$

$$
\begin{gathered}
120 \\
50
\end{gathered}
$$ \& Bits

Bits
Bits
$\% F S R$
ppm of FS
ppm of $\mathrm{FS} /{ }^{\circ} \mathrm{C}$
$\%$
$\mathrm{ppm} /{ }^{\circ} \mathrm{C}$
$\%$ of FS
$\%$ of FS
dB
dB
dB
dB
dB
dB
dB <br>

\hline | VOLTAGE REFERENCE INPUTS |
| :--- |
| Reference Input Range $V_{\text {REF }}$ |
| Common-Mode Rejection Input Current | \& REF IN + , REF IN-

$$
\begin{gathered}
\mathrm{V}_{\text {REF }} \equiv(\mathrm{REF} \operatorname{IN}+)-(\mathrm{REF} \text { IN }-) \\
\text { At DC } \\
\mathrm{V}_{\text {REF }}=1.25 \mathrm{~V}, \mathrm{PGA}=1
\end{gathered}
$$ \& \[

$$
\begin{gathered}
\text { AGND } \\
0.3
\end{gathered}
$$

\] \& \[

$$
\begin{aligned}
& 1.25 \\
& 110 \\
& 0.5
\end{aligned}
$$

\] \& \[

$$
\begin{gathered}
\mathrm{AV}_{\mathrm{DD}}(2) \\
\mathrm{AV} \mathrm{DD}_{\mathrm{DD}}
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
\mathrm{V} \\
\mathrm{~V} \\
\mathrm{~dB} \\
\mu \mathrm{~A}
\end{gathered}
$$
\] <br>

\hline | ON-CHIP VOLTAGE REFERENCE |
| :--- |
| Output Voltage |
| Short-Circuit Current Source |
| Short-Circuit Current Sink |
| Short-Circuit Duration |
| Startup Time from Power ON |
| Temperature Sensor |
| Temperature Sensor Voltage |
| Temperature Sensor Coefficient | \& | $\text { VREFH }=0 \text { at }+25^{\circ} \mathrm{C}$ |
| :--- |
| Sink or Source $\mathrm{T}=+25^{\circ} \mathrm{C}$ | \& \& 1.25

4
5
Indefinite
0.2
115

375 \& \& $$
\begin{gathered}
\mathrm{V} \\
\mathrm{~mA} \\
\mu \mathrm{~A} \\
\mathrm{~ms} \\
\mathrm{mV} \\
\mu \mathrm{~V} /{ }^{\circ} \mathrm{C}
\end{gathered}
$$ <br>

\hline | IDAC OUTPUT CHARACTERISTICS |
| :--- |
| Full-Scale Output Current Maximum Short-Circuit Current Duration Compliance Voltage | \& \& \& \[

$$
\begin{gathered}
1 \\
\text { Indefinite } \\
A V_{D D}-1.5
\end{gathered}
$$

\] \& \& \[

$$
\begin{gathered}
\mathrm{mA} \\
\mathrm{~V}
\end{gathered}
$$
\] <br>

\hline | POWER-SUPPLY REQUIREMENTS |
| :--- |
| Power-Supply Voltage |
| Analog Current |
| ADC Current |
| $I_{\text {ADC }}$ |
| $\mathrm{V}_{\text {REF }}$ Supply Current |
| $I_{\text {VREF }}$ |
| $I_{\text {DAC }}$ Supply Current |
| I IDAC | \& | $\mathrm{AV}_{\mathrm{DD}}$ |
| :--- |
| Analog OFF, ALVD OFF, PDADC = PDIDAC = 1 $\begin{gathered} \text { PGA = 1, Buffer OFF } \\ \text { PGA = 128, Buffer OFF } \\ \text { PGA =1, Buffer ON } \\ \text { PGA = 128, Buffer ON } \\ \text { ADC ON } \\ \text { IDAC }=00_{\mathrm{H}} \\ \hline \end{gathered}$ | \& 2.7 \& \[

$$
\begin{aligned}
& 3.0 \\
& <1 \\
& 150 \\
& 380 \\
& 200 \\
& 610 \\
& 330 \\
& 220
\end{aligned}
$$

\] \& 3.6 \& | V |
| :--- |
| nA |
| $\mu \mathrm{A}$ |
| $\mu \mathrm{A}$ |
| $\mu \mathrm{A}$ |
| $\mu \mathrm{A}$ |
| $\mu \mathrm{A}$ |
| $\mu \mathrm{A}$ | <br>

\hline
\end{tabular}

NOTES: (1) Calibration can minimize these errors. (2) The gain calibration cannot have a REF $I N+$ of more than $A V_{D D}-1.5 \mathrm{~V}$ with buffer ON. To calibrate gain, turn buffer off. (3) $\mathrm{DV}_{\text {OUT }}$ is change in digital result.

DIGITAL CHARACTERISTICS: $\mathrm{DV}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.25 V
All specifications from $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise specified.

| PARAMETER | CONDITION | MSC1200Yx |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| POWER-SUPPLY REQUIREMENTS Digital Supply Current | $D V_{D D}$ <br> Normal Mode, $\mathrm{f}_{\mathrm{OSC}}=1 \mathrm{MHz}$ <br> Normal Mode, $\mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz}$, All Peripherals ON Internal Oscillator LF Mode (12.8MHz nominal) Stop Mode, DBOR OFF | 2.7 | $\begin{gathered} 3.0 \\ 0.6 \\ 5 \\ 7.1 \\ 100 \end{gathered}$ | 3.6 | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mathrm{nA} \end{gathered}$ |
|  | $D V_{D D}$ <br> Normal Mode, $\mathrm{f}_{\mathrm{OSC}}=1 \mathrm{MHz}$ <br> Normal Mode, $\mathrm{f}_{\text {osc }}=8 \mathrm{MHz}$, All Peripherals ON Internal Oscillator LF Mode (12.8MHz nominal) Internal Oscillator HF Mode (25.6MHz nominal) Stop Mode, DBOR OFF | 4.75 | $\begin{gathered} 5.0 \\ 1.2 \\ 9 \\ 15 \\ 29 \\ 100 \end{gathered}$ | 5.25 | V <br> mA <br> mA <br> mA <br> mA <br> nA |
| DIGITAL INPUT/OUTPUT (CMOS) <br> Logic Level: $\mathrm{V}_{\mathrm{IH}}$ (except XIN pin) <br> $V_{\text {IL }}$ (except XIN pin) <br> Ports 1 and 3, Input Leakage Current, Input Mode <br> Pin XIN Input Leakage Current <br> I/O Pin Hysteresis <br> $\mathrm{V}_{\mathrm{OL}}$, Ports 1 and 3, All Output Modes <br> $\mathrm{V}_{\text {OL }}$, Ports 1 and 3, All Output Modes <br> $\mathrm{V}_{\mathrm{OH}}$, Ports 1 and 3, Strong Drive Output <br> $\mathrm{V}_{\mathrm{OH}}$, Ports 1 and 3, Strong Drive Output <br> Ports 1 and 3 Pull-Up Resistors | $\begin{gathered} \mathrm{V}_{\mathrm{IH}}=\mathrm{DV}_{\mathrm{DD}} \text { or } \mathrm{V}_{\mathrm{IH}}=0 \mathrm{~V} \\ \\ \mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{OL}}=30 \mathrm{~mA}, 3 \mathrm{~V}(20 \mathrm{~mA}) \\ \mathrm{I}_{\mathrm{OH}}=1 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{OH}}=30 \mathrm{~mA}, 3 \mathrm{~V}(20 \mathrm{~mA}) \end{gathered}$ | $\begin{gathered} 0.6 \cdot \mathrm{DV}_{\mathrm{DD}} \\ \mathrm{DGND} \end{gathered}$ <br> DGND $D V_{D D}-0.4$ | $\begin{gathered} 0 \\ 0 \\ 700 \\ \\ 1.5 \\ \mathrm{DV}_{\mathrm{DD}}-0.1 \\ \mathrm{DV}_{\mathrm{DD}}-1.5 \\ 11 \end{gathered}$ | $\begin{gathered} \mathrm{DV}_{\mathrm{DD}} \\ 0.2 \cdot \mathrm{DV} \mathrm{~V}_{\mathrm{DD}} \\ \\ 0.4 \\ \\ D V_{\mathrm{DD}} \end{gathered}$ | V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> mV <br> V <br> V <br> V <br> V <br> $\mathrm{k} \Omega$ |

## FLASH MEMORY CHARACTERISTICS: $\mathrm{DV}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.25 V

$\mathrm{t}_{\text {USEC }}=1 \mu \mathrm{~s}, \mathrm{t}_{\text {MSEC }}=1 \mathrm{~ms}$

|  |  | MSC1200Yx |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | CONDITION | MIN | TYP | MAX | UNITS |
| Flash Memory Endurance |  | 100,000 | $1,000,000$ |  | cycles |
| Flash Memory Data Retention |  | 100 |  |  |  |
| Mass and Page Erase Time | Set with FER Value in FTCON | 10 |  |  |  |
| Flash Memory Write Time | Set with FWR Value in FTCON | 30 |  |  |  |

## AC ELECTRICAL CHARACTERISTICS(1): ${ }^{(1)} V_{D D}=2.7 \mathrm{~V}$ to 5.25 V

| PARAMETER | CONDITION | MSC1200Yx |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| PHASE LOCK LOOP (PLL) <br> Input Frequency Range <br> PLL LF Mode <br> PLL HF Mode <br> PLL Lock Time | External Crystal/Clock Frequency (fosc) PLLDIV = 449 (default) $\text { PLLDIV = } 899 \text { (must be set by user) }$ Within 1\% |  | $\begin{gathered} 32.768 \\ 14.7456 \\ 29.4912 \end{gathered}$ | 2 | kHz <br> MHz <br> MHz <br> ms |
| INTERNAL OSCILLATOR (IO) <br> IO LF Mode <br> 10 HF Mode <br> Internal Oscillator Settling Time | See Typical Characteristics <br> Within 1\% |  | $\begin{aligned} & 12.8 \\ & 25.6 \end{aligned}$ | 1 | $\begin{gathered} \mathrm{MHz} \\ \mathrm{MHz} \\ \mathrm{~ms} \end{gathered}$ |

NOTE: (1) Parameters are valid over operating temperature range, unless otherwise specified.

## EXTERNAL CLOCK DRIVE CLK TIMING

| SYMBOL | FIGURE | PARAMETER | 2.7V to 3.6V |  | 4.75 V to 5.25 V |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| External Clock Mode |  |  |  |  |  |  |  |
| $\mathrm{f}_{\text {Osc }}{ }^{(1)}$ | A | External Crystal Frequency ( $\mathrm{f}_{\text {osc }}$ ) | 1 | 20 | 1 | 33 | MHz |
| $1 / \mathrm{tosc}^{(1)}$ | A | External Clock Frequency ( $\mathrm{f}_{\mathrm{Osc}}$ ) | 0 | 20 | 0 | 33 | MHz |
| $\mathrm{f}_{\text {Osc }}{ }^{(1)}$ | A | External Ceramic Resonator Frequency (fosc) | 1 | 12 | 1 | 12 | MHz |
| $t_{\text {HIGH }}$ | A | HIGH Time ${ }^{(2)}$ | 15 |  | 10 |  | ns |
| tow | A | LOW Time ${ }^{(2)}$ | 15 |  | 10 |  | ns |
| $t_{R}$ | A | Rise Time ${ }^{(2)}$ |  | 5 |  | 5 | ns |
| $t_{\text {F }}$ | A | Fall Time ${ }^{(2)}$ |  | 5 |  | 5 | ns |

NOTES: (1) $\mathrm{t}_{\mathrm{CLK}}=1 / \mathrm{f}_{\mathrm{OSC}}=$ one oscillator clock period for clock divider $=1$. (2) These values are characterized but not $100 \%$ production tested.


FIGURE A. External Clock Drive CLK.

## SERIAL FLASH PROGRAMMING TIMING

| SYMBOL | FIGURE | PARAMETER | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{RW}}$ | B | RST width | 2 t osc | - | ns |
| $t_{\text {RRD }}$ | B | RST rise to P1.0 internal pull high | - | 5 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {RFD }}$ | B | RST falling to CPU start | - | 18 | ms |
| $t_{\text {RS }}$ | B | Input signal to RST falling setup time | tosc | - | ns |
| $t_{\text {RH }}$ | B | RST falling to P1.0 hold time | 18 | - | ms |



FIGURE B. Serial Flash Programming Power-On Timing.


PIN DESCRIPTIONS

| PIN \# | NAME | DESCRIPTION |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 1,6,7,16,25,47 | NC | No Connection |  |  |
| 2 | XIN | The crystal oscillator pin XIN supports parallel resonant AT cut fundamental frequency crystals and ceramic resonators. XIN can also be an input if there is an external clock source instead of a crystal. |  |  |
| 3 | XOUT | The crystal oscillator pin XOUT supports parallel resonant AT cut fundamental frequency crystals and ceramic resonators. XOUT serves as the output of the crystal amplifier. |  |  |
| 4, 33, 34, 48 | DGND | Digital Ground |  |  |
| 5 | RST | A HIGH on the reset input for two $t_{\text {Osc }}$ periods will reset the device. |  |  |
| 8 | CAP | Capacitor (220pF ceramic) |  |  |
| 9 | $\mathrm{AV}_{\mathrm{DD}}$ | Analog Power Supply |  |  |
| 10, 11 | AGND | Analog Ground |  |  |
| 12 | AINCOM | Analog Input (can be analog common for single-ended inputs or analog input for differential inputs) |  |  |
| 13 | IDAC | IDAC Output |  |  |
| 14 | REFOUT/REF IN+ | Internal Voltage Reference Output/Voltage Reference Positive Input |  |  |
| 15 | REF IN- | Voltage Reference Negative Input (tie to AGND for internal voltage reference) |  |  |
| 17 | AIN7 | Analog Input Channel 7 |  |  |
| 18 | AIN6 | Analog Input Channel 6 |  |  |
| 19 | AIN5 | Analog Input Channel 5 |  |  |
| 20 | AIN4 | Analog Input Channel 4 |  |  |
| 21 | AIN3 | Analog Input Channel 3 |  |  |
| 22 | AIN2 | Analog Input Channel 2 |  |  |
| 23 | AIN1 | Analog Input Channel 1 |  |  |
| 24 | AIN0 | Analog Input Channel 0 |  |  |
| 26-32, 37 | P1.0-P1.7 | Port 1 is a bidirectional I/O port (refer to P1DDRL, SFR $\mathrm{AE}_{\mathrm{H}}$, and P1DDRH, SFR $A F_{\mathrm{H}}$, for port pin configuration control). Port 1—Alternate Functions: |  |  |
|  |  | PORT | ALTERNATE | MODE |
|  |  | P1.0 | $\overline{\text { PROG }}$ | Serial Programming Mode |
|  |  | P1.1 | N/A |  |
|  |  | P1.2 | DOUT | Serial Data Out |
|  |  | P1.3 | DIN | Serial Data In |
|  |  | P1.4 | INT2/ $\overline{\text { SS }}$ | External Interrupt 2/Slave Select |
|  |  | P1.5 | INT3 | External Interrupt 3 |
|  |  | P1.6 | INT4 | External Interrupt 4 |
|  |  | P1.7 | $\overline{\text { INT5 }}$ | External Interrupt 5 |
| 38-45 | P3.0-P3.7 | Port 3 is a bidirectional I/O port (refer to P3DDRL, SFR B3 ${ }_{H}$, and P3DDRH, SFR B4 ${ }_{H}$, for port pin configuration control). Port 3—Alternate Functions: |  |  |
|  |  | PORT | ALTERNATE | MODE |
|  |  | P3.0 | RxD0 | Serial Port 0 Input |
|  |  | P3.1 | TxD0 | Serial Port 0 Output |
|  |  | P3.2 | INTO | External Interrupt 0 |
|  |  | P3.3 | $\overline{\text { INT1 }}$ | External Interrupt 1 |
|  |  | P3.4 | T0 | Timer 0 External Input |
|  |  | P3.5 | T1 | Timer 1 External Input |
|  |  | P3.6 | SCK/SCL/CLKS | SCK/SCL/Various Clocks (refer to PASEL, SFR F2 ${ }_{\text {H }}$ ) |
|  |  | P3.7 | N/A |  |
| 35, 36, 46 | $D V_{D D}$ | Digital Power Supply |  |  |

## TYPICAL CHARACTERISTICS

$A V_{D D}=+5 \mathrm{~V}, D V_{D D}=+5 \mathrm{~V}, \mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz}, \mathrm{PGA}=1, \mathrm{f}_{\mathrm{MOD}}=15.625 \mathrm{kHz}$, Bipolar, Buffer ON, and $\mathrm{V}_{\mathrm{REF}} \equiv(\mathrm{REF} \operatorname{IN}+)-(\mathrm{REF} \operatorname{IN}-)=+2.5 \mathrm{~V}$, unless otherwise specified.







## TYPICAL CHARACTERISTICS (Cont.)

$A V_{D D}=+5 \mathrm{~V}, D V_{D D}=+5 \mathrm{~V}, \mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz}, \mathrm{PGA}=1, \mathrm{f}_{\mathrm{MOD}}=15.625 \mathrm{kHz}$, Bipolar, Buffer ON, and $\mathrm{V}_{\mathrm{REF}} \equiv(\mathrm{REF} \operatorname{IN}+)-(\mathrm{REF} \operatorname{IN}-)=+2.5 \mathrm{~V}$, unless otherwise specified.







## TYPICAL CHARACTERISTICS (Cont.)

$A V_{D D}=+5 \mathrm{~V}, D \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz}, \mathrm{PGA}=1, \mathrm{f}_{\mathrm{MOD}}=15.625 \mathrm{kHz}$, Bipolar, Buffer ON, and $\mathrm{V}_{\mathrm{REF}} \equiv(\mathrm{REF} \operatorname{IN}+)-(\mathrm{REF} \operatorname{IN}-)=+2.5 \mathrm{~V}$, unless otherwise specified.







## TYPICAL CHARACTERISTICS (Cont.)

$A V_{D D}=+5 \mathrm{~V}, D V_{D D}=+5 \mathrm{~V}, \mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz}, \mathrm{PGA}=1, \mathrm{f}_{\mathrm{MOD}}=15.625 \mathrm{kHz}$, Bipolar, Buffer ON, and $\mathrm{V}_{\mathrm{REF}} \equiv(\mathrm{REF} \operatorname{IN}+)-(\mathrm{REF} \operatorname{IN}-)=+2.5 \mathrm{~V}$, unless otherwise specified.


DIGITAL SUPPLY CURRENT vs CLOCK DIVIDER


Clock Frequency (MHz)




## TYPICAL CHARACTERISTICS (Cont.)

$A V_{D D}=+5 \mathrm{~V}, \mathrm{DV} \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz}, \mathrm{PGA}=1, \mathrm{f}_{\mathrm{MOD}}=15.625 \mathrm{kHz}$, Bipolar, Buffer ON, and $\mathrm{V}_{\mathrm{REF}} \equiv(\mathrm{REF} \operatorname{IN}+)-(\mathrm{REF} \operatorname{IN}-)=+2.5 \mathrm{~V}$, unless otherwise specified.



## DESCRIPTION

The MSC1200Yx is a completely integrated family of mixedsignal devices incorporating a high-resolution delta-sigma ADC, 8-bit IDAC, 8-channel multiplexer, burnout detect current sources, selectable buffered input, offset DAC, programmable gain amplifier (PGA), temperature sensor, voltage reference, 8-bit microcontroller, Flash Program Memory, Flash Data Memory, and Data SRAM, as shown in Figure 1.
On-chip peripherals include an additional 32-bit accumulator, basic SPI, basic $I^{2} \mathrm{C}$, USART, multiple digital input/output ports, watchdog timer, low-voltage detect, on-chip power-on reset, brownout reset, timer/counters, system clock divider, PLL, on-chip oscillator, and external interrupts.
The device accepts low-level differential or single-ended signals directly from a transducer. The ADC provides 24 bits of resolution and 24 bits of no-missing-code performance using a Sinc ${ }^{3}$ filter with a programmable sample rate. The ADC also has a selectable filter that allows for high-resolution single-cycle conversion.
The microcontroller core is 8051 instruction set compatible. The microcontroller core is an optimized 8051 core that executes up to three times faster than the standard 8051 core, given the same clock source. This makes it possible to run the device at a lower external clock frequency and achieve the same performance at lower power than the standard 8051 core.

The MSC1200Yx allows the user to uniquely configure the Flash memory map to meet the needs of their application. The Flash is programmable down to 2.7 V using serial programming. Flash endurance is typically 1M Erase/Write cycles.
The part has separate analog and digital supplies, which can be independently powered from 2.7 V to +5.25 V . At +3 V operation, the power dissipation for the part is typically less than 4 mW . The MSC1200Yx is packaged in a TQFP-48 package.
The MSC1200Yx is designed for high-resolution measurement applications in smart transmitters, industrial process control, weigh scales, chromatography, and portable instrumentation.

## ENHANCED 8051 CORE

All instructions in the MSC1200 family perform exactly the same functions as they would in a standard 8051. The effect on bits, flags, and registers is the same. However, the timing is different. The MSC1200 family utilizes an efficient 8051 core which results in an improved instruction execution speed of between 1.5 and 3 times faster than the original core for the same external clock speed ( 4 clock cycles per instruction versus 12 clock cycles per instruction, as shown in Figure 2). This translates into an effective throughput improvement of more than 2.5 times, using the same code and same external clock speed. Therefore, a device frequency of 33 MHz for the MSC1200Yx actually performs at an equivalent execution speed of 82.5 MHz compared to the


FIGURE 1. Block Diagram.


FIGURE 2. Instruction Cycle Timing.
standard 8051 core. This allows the user to run the device at slower clock speeds, which reduces system noise and power consumption, but provides greater throughput. This performance difference can be seen in Figure 3. The timing of software loops will be faster with the MSC1200. However, the timer/counter operation of the MSC1200 may be maintained at 12 clocks per increment or optionally run at 4 clocks per increment.


FIGURE 3. Comparison of MSC1200 Timing to Standard 8051 Timing.

The MSC1200 also provides dual data pointers (DPTRs).
Furthermore, improvements were made to peripheral features that off-load processing from the core and the user, to further improve efficiency. For instance, a 32-bit accumulator was added to significantly reduce the processing overhead for the multiple byte data from the ADC or other sources. This allows for 24 -bit addition and shifting to be accomplished in a few instruction cycles, compared to hundreds of instruction cycles through software implementation.

## Family Device Compatibility

The hardware functionality and pin configuration across the MSC1200 family is fully compatible. To the user, the only difference between family members is the memory configuration. This makes migration between family members simple. Code written for the MSC1200Y2 can be executed directly on an MSC1200Y3. This gives the user the ability to add or subtract software functions and to freely migrate between family members. Thus, the MSC1200 can become a standard device used across several application platforms.

## Family Development Tools

The MSC1200 is fully compatible with the standard 8051 instruction set. This means that the user can develop software for the MSC1200 with existing 8051 development tools. Additionally, a complete, integrated development environment is provided with each demo board, and third-party developers also provide support.

## Power Down Modes

The MSC1200 can power several of the peripherals and put the CPU into IDLE. This is accomplished by shutting off the clocks to those sections, as shown in Figure 4.


FIGURE 4. MSC1200 Timing Chain and Clock Control.

## OVERVIEW

The MSC1200 ADC structure is shown in Figure 5. The figure lists the components that make up the ADC, along with the corresponding special function register (SFR) associated with each component.


FIGURE 5. MSC1200 ADC Structure.

## INPUT MULTIPLEXER

The input multiplexer provides for any combination of differential inputs to be selected as the input channel, as shown in Figure 6. If AINO is selected as the positive differential input channel, any other channel can be selected as the negative differential input channel. With this method, it is possible to have up to eight fully differential input channels. It is also possible to switch the polarity of the differential input pair to negate any offset voltages.


FIGURE 6. Input Multiplexer Configuration.
In addition, current sources are supplied that will source or sink current to detect open or short circuits on the pins.

## TEMPERATURE SENSOR

On-chip diodes provide temperature sensing capability. When the configuration register for the input MUX is set to all 1s, the diodes are connected to the input of the ADC. All other channels are open.

## BURNOUT DETECT

When the Burnout Detect (BOD) bit is set in the ADC control configuration register (ADCONO DC $\mathrm{H}_{\mathrm{H}}$ ), two current sources are enabled. The current source on the positive input channel sources approximately $2 \mu \mathrm{~A}$ of current. The current source on the negative input channel sinks approximately $2 \mu \mathrm{~A}$. This allows for the detection of an open circuit (full-scale reading) or short circuit (small differential reading) on the selected input differential pair. Enabling the buffer is recommended when BOD is enabled.

## INPUT BUFFER

The analog input impedance is always high, regardless of PGA setting (when the buffer is enabled). With the buffer enabled, the input voltage range is reduced and the analog power-supply current is higher. If the limitation of input voltage range is acceptable, then the buffer is always preferred.
The input impedance of the MSC1200 without the buffer is $7 \mathrm{M} \Omega / \mathrm{PGA}$. The buffer is controlled by the state of the BUF bit in the ADC control register (ADCONO DC ${ }_{H}$ ).

## ANALOG INPUT

When the buffer is not selected, the input impedance of the analog input changes with ACLK clock frequency (ACLK $\mathrm{F} 6_{\mathrm{H}}$ ) and gain (PGA). The relationship is:

$$
\begin{aligned}
& \quad \mathrm{A}_{\mathrm{IN}} \text { Impedance }(\Omega)=\left(\frac{1 \mathrm{MHz}}{\text { ACLK Frequency }}\right) \cdot\left(\frac{7 \mathrm{M} \Omega}{\mathrm{PGA}}\right) \\
& \text { where ACLK frequency }\left(\mathrm{f}_{\mathrm{ACLK}}\right)=\frac{\mathrm{f}_{\mathrm{CLK}}}{\text { ACLK }+1} \\
& \text { and } \mathrm{f}_{\mathrm{MOD}}=\frac{\mathrm{f}_{\mathrm{ACLK}}}{64} .
\end{aligned}
$$

Figure 7 shows the basic input structure of the MSC1200.


FIGURE 7. Analog Input Structure (without buffer).

## PGA

The PGA can be set to gains of $1,2,4,8,16,32,64$, or 128. Using the PGA can actually improve the effective resolution of the ADC. For instance, with a PGA of 1 on a $\pm 2.5 \mathrm{~V}$ fullscale range, the ADC can resolve to $1.5 \mu \mathrm{~V}$. With a PGA of 128 on a $\pm 19 \mathrm{mV}$ full-scale range, the ADC can resolve to 75 nV . With a PGA of 1 on a $\pm 2.5 \mathrm{~V}$ full-scale range, it would require a 26 -bit ADC to resolve 75 nV , as shown in Table I.

| PGA <br> SETTING | FULL-SCALE <br> RANGE <br> (V) | ENOB <br> AT 10Hz <br> (BITS) | RMS <br> RESUREMENT <br> (nV) |
| :---: | :---: | :---: | :---: |
| 1 | $\pm 2.5$ | 21.7 | 1468 |
| 2 | $\pm 1.25$ | 21.5 | 843 |
| 4 | $\pm 0.625$ | 21.4 | 452 |
| 8 | $\pm 0.313$ | 21.2 | 259 |
| 16 | $\pm 0.156$ | 20.8 | 171 |
| 32 | $\pm 0.0781$ | 20.4 | 113 |
| 64 | $\pm 0.039$ | 20 | 74.5 |
| 128 | $\pm 0.019$ | 19 | 74.5 |

TABLE I. ENOB Versus PGA.

## OFFSET DAC

The analog output from the PGA can be offset by up to half the full-scale input range of the PGA by using the ODAC register (SFR E6 ${ }_{H}$ ). The ODAC (Offset DAC) register is an 8bit value; the MSB is the sign and the seven LSBs provide the magnitude of the offset. Since the ODAC introduces an analog (instead of digital) offset to the PGA, using the ODAC does not reduce the range of the ADC.

## MODULATOR

The modulator is a single-loop 2nd-order system. The modulator runs at a clock speed ( $\mathrm{f}_{\text {MOD }}$ ) that is derived from the CLK using the value in the Analog Clock register (ACLK, F6 $6_{\mathrm{H}}$ ). The data output rate is:

$$
\text { Data Rate }=f_{\text {DATA }}=\frac{f_{\text {MOD }}}{\text { Decimation Ratio }}
$$

$$
\text { where } f_{M O D}=\frac{f_{C L K}}{(A C L K+1) \bullet 64}=\frac{f_{A C L K}}{64}
$$

## CALIBRATION

The offset and gain errors in the MSC1200, or the complete system, can be reduced with calibration. Calibration is controlled through the ADCON1 register (SFR $\mathrm{DD}_{\mathrm{H}}$ ), bits CAL2:CAL0. Each calibration process takes seven $\mathrm{t}_{\text {DATA }}$ periods (data conversion time) to complete. Therefore, it takes $14 \mathrm{t}_{\text {DATA }}$ periods to complete both an offset and gain calibration.
For system calibration, the appropriate signal must be applied to the inputs. The system offset calibration requires a zero-differential input signal. It then computes an offset value that will nullify offset in the system. The system gain calibration
requires a positive full-scale differential input signal. It then computes a gain value to nullify gain errors in the system. Each of these calibrations will take seven $\mathrm{t}_{\text {DATA }}$ periods to complete.

Calibration should be performed after power on, a change in temperature, power supply, voltage reference, decimation ratio, buffer, or a change of the PGA. Calibration will remove the effects of the Offset DAC; therefore, changes to the Offset DAC register should be done after calibration.

At the completion of calibration, the ADC Interrupt bit goes high, which indicates the calibration is finished and valid data is available.

## DIGITAL FILTER

The Digital Filter can use either the Fast Settling, Sinc ${ }^{2}$, or $\mathrm{Sinc}^{3}$ filter, as shown in Figure 8. In addition, the Auto mode changes the Sinc filter after the input channel or PGA is changed. When switching to a new channel, it will use the Fast Settling filter, for the next two conversions the first of which should be discarded. It will then use the Sinc followed by the $\mathrm{Sinc}^{3}$ filter to improve noise performance. This combines the low-noise advantage of the $\mathrm{Sinc}^{3}$ filter with the quick response of the Fast Settling Time filter. The frequency response of each filter is shown in Figure 9.
Adjustable Digital Filter

FILTER SETtLING TIME

| FILTER | SETTLING TIME <br> (Conversion Cycles) |
| :---: | :---: |
| Sinc $^{3}$ | $3^{(1)}$ |
| Sinc $^{2}$ | $2^{(1)}$ |
| Fast | $1^{(1)}$ |

NOTE: (1) With Synchronized Channel Changes.
AUTO MODE FILTER SELECTION

| CONVERSION CYCLE |  |  |  |
| :---: | :---: | :---: | :---: |
| 1 | 2 | 3 | $4+$ |
| Discard | Fast | Sinc $^{2}$ | Sinc $^{3}$ |

FIGURE 8. Filter Step Responses.


FIGURE 9. Filter Frequency Responses.

## VOLTAGE REFERENCE

The MSC1200 can use either an internal or external voltage reference. The voltage reference selection is controlled via ADC Control Register 0 (ADCONO, SFR $\mathrm{DC}_{\mathrm{H}}$ ). The default power-up configuration for the voltage reference is 2.5 V internal.
The internal voltage reference can be selected as either 1.25 V or 2.5 V . The analog power supply $\left(\mathrm{AV}_{\mathrm{DD}}\right)$ must be within the specified range for the selected internal voltage reference. The valid ranges are: $\mathrm{V}_{\text {REF }}=2.5$ internal $\left(\mathrm{AV}_{\mathrm{DD}}=4.1 \mathrm{~V}\right.$ to 5.25 V ) and $\mathrm{V}_{\mathrm{REF}}=1.25$ internal ( $\mathrm{AV} \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.25 V ). If the internal $\mathrm{V}_{\text {REF }}$ is selected then AGND must be connected to REFIN-. The REFOUT/REFIN+ pin should also have a $0.1 \mu \mathrm{~F}$ capacitor connected to AGND as close as possible to the pin.

If the internal $\mathrm{V}_{\text {REF }}$ is not used, then $\mathrm{V}_{\text {REF }}$ should be disabled in ADCONO.
If the external voltage reference is selected it can be used as either a single-ended input of differential input, for ratiometric measures. When using an external reference, it is important to note that the input current will increase for $\mathrm{V}_{\text {REF }}$ with higher PGA settings and with a higher modulator frequency. The external voltage reference can be used over the input range specified in the electrical characteristics section.

## IDAC

The 8-bit IDAC in the MSC1200 can be used to provide a current source that can be used for ratiometric measurements. The IDAC operates from its own voltage reference and is not dependent on the ADC voltage reference. The fullscale output current of the IDAC is approximately 1 mA . The equation for the IDAC output current is:

$$
\text { IDACOUT }=\text { IDAC } \cdot 3.6 \mu \mathrm{~A}
$$

## RESET

Taking the RST pin HIGH will stop the operation of the device, and taking the RST pin LOW will initiate a reset. The device can also be reset by the power on reset circuitry, digital brownout Reset, or software reset. The timing of the reset operation is shown in the Electrical Characteristics section.
If the P1.0/ $\overline{\text { PROG }}$ pin is unconnected or tied HIGH, the device will enter User Application mode on reset. If P1.0/ $\overline{\text { PROG }}$ is tied LOW during reset, the device will enter Serial Programming mode.

## POWER ON RESET

The on-chip Power On Reset (POR) circuitry releases the device from reset at approximately DVDD $=2.0 \mathrm{~V}$. The POR accommodates power-supply ramp rates as slow as $1 \mathrm{~V} / 10 \mathrm{~ms}$. To ensure proper operation, the power supply should ramp monotonically. Note that, as the device is released from reset and program execution begins, the device current consumption may increase, which may result in a power-supply voltage drop. If the power supply ramps at a slower rate, is not monotonic, or a brownout condition occurs (where the supply does not drop below the 2.0 V threshold), then improper device operation may occur. The on-chip Brownout Reset (BOR) may provide benefit in these conditions. A POR circuit is shown in Figure 10.


FIGURE 10. Typical Reset Circuit.

## DIGITAL BROWNOUT RESET

The Digital Brownout Reset (DBOR) is enabled through Hardware Configuration Register 1 (HCR1). If the conditions for proper POR are not met or the device encounters a brownout condition which does not generate a POR, DBOR can be used to ensure proper device operation. The DBOR will hold the state of the device when the power supply drops below the threshold level programmed in HCR1 and then generate a reset when the supply rises above the threshold level. Note that, as the device is released from reset and program execution begins, the device current consumption may increase, which can result in a power-supply voltage drop, which may initiate another brownout condition. Additionally, the DBOR comparison is done against an analog reference; therefore, $A V_{D D}$ must be within its valid operating range for DBOR to function.
The DBOR level should be chosen to match closely with the application. That is, with a high external clock frequency, the BOR level should match the minimum operating voltage range for the device, or improper operation may still occur.

## ANALOG LOW VOLTAGE DETECT

The MSC1200 contains an analog low-voltage detect. When the analog supply drops below the value programmed in LVDCON (SFR E7 ${ }_{\mathrm{H}}$ ), an interrupt is generated.

## POWER-UP—SUPPLY VOLTAGE RAMP RATE

The built-in (on-chip) power-on reset circuitry was designed to accommodate analog or digital supply ramp rates as slow as $1 \mathrm{~V} / 10 \mathrm{~ms}$. To ensure proper operation, the power supply should ramp monotonically at the specified rate. If DBOR is enabled, the ramp rate can be slower.

## CLOCKS

The MSC1200 can operate in three separate clock modes: internal oscillator mode (IOM), external clock mode (ECM), and PLL mode. A block diagram is shown in Figure 11. The clock mode for the MSC1200 is selected via the CLKSEL bits in HCR2. IOM is the default mode for the device.

Serial Flash Programming mode uses IO LF mode (the HCR2 and CLKSEL bits have no effect). Table II shows the active clock mode for the various startup conditions.

## Internal Oscillator

In IOM, the CPU executes either in LF mode (if HCR2, CLKSEL = 111) or HF mode (if HCR2, CLKSEL = 110).

## External Clock

In ECM (HCR2, CLKSEL = 011), the CPU can execute from an external crystal, external ceramic resonator, external


NOTE: (1) The trace length connecting the CAP pin to the 220 pF ceramic capacitor should be as short as possible.
FIGURE 11. Clock Block Diagram.

| SELECTED CLOCK MODE (HCR2, CLKCON2:0) | STARTUP CONDITION(1) | ACTIVE CLOCK MODE ( $\mathrm{f}_{\text {SYS }}$ ) |
| :---: | :---: | :---: |
| External Clock Mode (ECM) | Active Clock Present at XIN No Clock Present at XIN | External Clock Mode IO LF Mode |
| Internal Oscillator Mode (IOM) <br> IO LF Mode <br> IO HF Mode | $\begin{aligned} & \mathrm{N} / \mathrm{A} \\ & \mathrm{~N} / \mathrm{A} \end{aligned}$ | IO LF Mode <br> IO HF Mode |
| PLL ${ }^{(2)}$ <br> PLL LF Mode <br> PLL HF Mode | Active 32.768 kHz Clock at XIN No Clock Present at XIN <br> Active 32.768 kHz Clock at XIN No Clock Present at XIN | PLL LF Mode <br> Nominal: 50\% of IO LF Mode Rate <br> PLL HF Mode <br> Nominal: $50 \%$ of IO HF Mode Rate |
| NOTES: (1) Clock detection is only done at startup; refer to Electrical Characteristics parameter $t_{\text {RFD }}$ in Figure $B$. <br> (2) PLL operation requires that both AVDD and DVDD are within their specified operating range. |  |  |

TABLE II. Active Clock Modes.
clock, or external oscillator. If an external clock is detected at startup, then the CPU will begin execution in ECM after startup. If an external clock is not detected at startup, then the device will revert to the mode shown in Table II.

## PLL

In Phase Lock Loop (PLL) mode (HCR2, CLKSEL = 101 or HCR2, CLKSEL $=100$ ), the CPU can execute from an external 32.768 kHz crystal. This mode enables the use of a phase-lock loop (PLL) circuit that synthesizes the selected clock frequencies (PLL LF mode or PLL HF mode). If an external clock is detected at startup, then the CPU will begin execution in PLL mode after startup. If an external clock is not detected at startup, then the device will revert to the mode shown in Table II. The status of the PLL can be determined by first writing the PLLLOCK bit (enable) and then reading the PLLLOCK status bit in the PLLH SFR.
The frequency of the PLL is preloaded with default trimmed values. However, the PLL frequency can be fine-tuned by writing to the PLLDIV1 and PLLDIV0 SFRs. The equation for the PLL frequency is:

$$
\text { PLL Frequency }=((\text { PLLDIV9:PLLDIV0 })+1) \cdot f_{\text {Osc }}
$$

where $\mathrm{f}_{\mathrm{OSC}}=32.768 \mathrm{kHz}$.
The default value for PLL LF mode is automatically loaded into the PLLDIV SFR. For PLL HF mode, the user must load PLLDIV with the appropriate value $\left(0383_{\mathrm{H}}\right)$.
For different connections to external clocks, see Figures 12, 13 , and 14.

## SPI

The MSC1200 implements a basic SPI interface which includes the hardware for simple serial data transfers. Figure 15 shows a block digram of the SPI. The peripheral supports master and slave mode, full duplex data transfers, both clock polarities, both clock phases, bit order, and slave select.


NOTE: Refer to the crystal manufacturer's specification for $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ values.

FIGURE 12. External Crystal Connection.


FIGURE 13. External Clock Connection.


NOTE: Typical configuration is shown.

FIGURE 14. PLL Connection.


FIGURE 15. SPI//²C Block Diagram.

The timing diagram for supported SPI data transfers is shown in Figure 16.
The I/O pins needed for data transfer are Data In (DIN), Data Out (DOUT) and serial clock (SCK). The slave select ( $\overline{\mathrm{SS}}$ ) pin can also be used to control the output of data on DOUT. The DIN pin is used for shifting data in for both master and slave modes.

The DOUT pin is used for shifting data out for both master and slave modes.
The SCK pin is used to synchronize the transfer of data for both master and slave modes. SCK is always generated by the master. The generation of SCK in master mode can be done in SW by simply toggling the port pin, or the generation of SCK can be accomplished by configuring the output on the SCK pin via PASEL (SFR F2 ${ }_{H}$ ). A list of the most common methods of generating SCK follows, but the complete list of clock sources can be found by referring to the PASEL SFR.

- Toggle SCK by setting and clearing the port pin.
- Memory Write Pulse ( $\overline{\mathrm{WR}}$ ) which is idle high. Whenever a external memory write command (MOVX) is executed then a pulse is seen on P3.6. This method can be used only if CPOL is set to ' 1 '.
- Memory Write Pulse toggle version: In this mode, SCK toggles whenever an external write command (MOVX) is executed.
- T0_Out signal can be used as a clock. A pulse is generated on SCK whenever Timer 0 expires. The idle state of the signal is low, so this can be used only if CPOL is cleared to ' 0 '.
- T0_Out Toggle: SCK toggles whenever Timer 0 expires.
- T1_Out signal can be used as a clock. A pulse is generated whenever Timer 1 expires. The idle state of the signal is low, so this can be used only if CPOL is cleared to ' 0 '.
- T1_Out Toggle: SCK toggles whenever Timer 1 expires.

The $\overline{\mathrm{SS}}$ pin can be used to control the output of data on DOUT when the MSC1200 is in slave mode. The $\overline{\mathrm{SS}}$ function is enabled or disabled by the ESS bit of the SPICON SFR. When enabled, the $\overline{\mathrm{SS}}$ input of a slave device must be externally asserted before a master device can exchange data with the slave device. $\overline{\mathrm{SS}}$ must be low before data transactions and must stay low for the duration of the transaction. When $\overline{\mathrm{SS}}$ is high then data will not be shifted into the shift register nor will the counter increment. When SPI is enabled, $\overline{\mathrm{SS}}$ also controls the drive of the line DOUT (P1.2). When $\overline{S S}$ is low in slave mode, the DOUT pin will be driven and when $\overline{\mathrm{SS}}$ is high then DOUT will be high impedance.
The SPI generates an interrupt ECNT (AIE.2) to indicate that the transfer/reception of the byte is complete. The interrupt goes high whenever the counter value is equal to 8 (indicating that 8 SCKs have occurred). The interrupt is cleared on reading or writing to the SPIDATA register. During the data transfer, the actual counter value can be read from the SPICON SFR.

## Power Down

The SPI is powered down by the PDSPI bit in the power control register (PDCON). This bit needs to be cleared to enable the SPI function. When the SPI is powered down the pins P1.2, P1.3, P1.4, and P3.6 revert to general-purpose I/O pins.

## Application Flow

Explained below are the steps of the typical application usage flow of SPI in master and slave mode:

## Master Mode Application Flow

1. Configure the port pins.
2. Configure the SPI.
3. Assert $\overline{\mathrm{SS}}$ to enable slave communications (if applicable).
4. Write data to SPIDATA.
5. Generate 8 SCKs.
6. Read the received data from SPIDATA.


FIGURE 16. SPI Timing Diagram.

## Slave Mode Application Flow

1. Configure the ports pins.
2. Enable $\overline{\mathrm{SS}}$ (if applicable).
3. Configure the SPI.
4. Write data to SPIDATA.
5. Wait for the Count Interrupt (8 SCKs).
6. Read the data from SPIDATA.

Caution: If SPIDATA is not read before the next SPI transaction the ECNT interrupt will be removed and the previous data will be lost.

## $1^{2} \mathrm{C}$

The I/O pins needed for ${ }^{2} \mathrm{C}$ transfer are: serial clock (SCL) and serial data (SDA-implemented by connecting DIN and DOUT externally).
The MSC1200 ${ }^{2}$ ² supports:

1) Master or slave $I^{2} C$ operation (control in software)
2) Standard or fast modes of transfer
3) Clock stretching
4) General call

When used in ${ }^{2} \mathrm{C}$ mode, pins DIN (P1.3) and DOUT (P1.2) should be tied together externally. The DIN pin should be configured as an input pin and the DOUT pin should be configured as open drain or standard 8051 by setting the P1DDR (DOUT should be set high so that the bus is not pulled low).
The MSC1200 I2C can generate two interrupts:

1) I2C interrupt for START/STOP interrupt (AIE.3)
2) CNT interrupt for bit counter interrupt (AIE.2)

The START/STOP interrupt is generated when a START condition or STOP condition is detected on the bus. The bit counter generates an interrupt on a complete (8-bit) data transfer and also after the transfer of the ACK/NACK.
The bit counter for serial transfer is always incremented on the falling edge of SCL and can be reset by reading or writing to I2CDATA (SFR 9B ${ }_{H}$ ) or when a START/STOP condition is detected. The bit counter can be polled or used as an interrupt. The bit counter interrupt occurs when the bit counter value is equal to 8 , indicating that eight bits of data have been
transferred. ${ }^{2} \mathrm{C}$ mode also allows for interrupt generation on one bit of data transfer (I2CCON.CNTSEL). This can be used for ACK/NACK interrupt generation. For instance, the ${ }^{2} \mathrm{C}$ interrupt can be configured for 8 -bit interrupt detection, on the eighth bit the interrupt is generated. Following this interrupt, the clock will be stretched (SCL held low). The interrupt can then be configured for 1-bit detection. The ACK/NACK can be written by the software, which will terminate clock stretching. The next interrupt will be generated after the ACK/NACK has been latched by the receiving device. The interrupt is cleared on reading or writing to the I2CDATA register. If I2CDATA is not read before the next data transfer, the interrupt will be removed and the previous data will be lost.

## Master Operation

The source for the SCL is controlled in the PASEL register or can be generated in software.

## Transmit

The serial data must be stable on the bus while SCL is high. Therefore, the writing of serial data to I2CDATA must be coordinated with the generation of the SCL, since SDA transitions on the bus may be interpreted as a START or STOP while SCL is high. The START and STOP conditions on the bus must be generated in software. After the serial data has been transmitted, the generation of the ACK/NACK clock must be enabled by writing $0 x F F_{H}$ to I2CDATA. This allows the master to read the state of ACK/NACK.

## Receive

The serial data is latched into the receive buffer on the rising edge of SCL. After the serial data has been received, ACK/NACK is generated by writing $0 \times 7 \mathrm{~F}_{\mathrm{H}}$ (for ACK ) or $0 \times \mathrm{FF}_{\mathrm{H}}$ (for NACK) to I2CDATA.

## Slave Operation

Slave operation is supported, but address recognition, R//W determination, and ACK/NACK must be done under software control.

## Transmit

Once address recognition, $R / \bar{W}$ determination, and ACK/NACK are complete, the serial data to be transferred can be written to I2CDATA. The data is automatically shifted out based on the master SCL. After data transmission,


FIGURE 17. Timing Diagram for $\mathrm{I}^{2} \mathrm{C}$ Transmission and Reception.

CNTIF is generated and SCL is stretched by the MSC1200 until the I2CDATA register is written with a $0 x \mathrm{XF}_{\mathrm{H}}$. The ACK/NACK from the master can then be read.

## Receive

Once address recognition, $R / \bar{W}$ determination, and ACK/NACK are complete, I2CDATA must be written with $0 \times \mathrm{XF}_{\mathrm{H}}$ to enable data reception. Upon completion of the data shift, the MSC1200 generates the CNT interrupt and stretches SCL. Received data can then be read from I2CDATA. After the serial data has been received, ACK/NACK is generated by writing $0 \times 7 \mathrm{~F}_{\mathrm{H}}$ (for ACK) or $0 x \mathrm{FF}_{\mathrm{H}}$ (for NACK) to I2CDATA. The write to I2CDATA clears the CNT interrupt and clock stretch.

## MEMORY MAP

The MSC1200 contains on-chip SFR, Flash Memory, Scratchpad RAM Memory, and Boot ROM. The SFR registers are primarily used for control and status. The standard 8051 features and additional peripheral features of the MSC1200 are controlled through the SFR. Reading from undefined SFR will return zero; writing to undefined SFR registers is not recommended and may have indeterminate effects.
Flash Memory is used for both Program Memory and Data Memory. The user has the ability to select the partition size of Program and Data Memories. The partition size is set through hardware configuration bits, which are programmed through serial programming. Both Program and Data Flash Memories are erasable and writable (programmable) in user application mode. However, program execution can only occur from Program Memory. As an added precaution, a lock feature can be activated through the hardware configuration bits, which disables erase and writes to the first 4 kB of Program Flash Memory or the entire Program Flash Memory in user application mode.

## FLASH MEMORY

The MSC1200 uses a memory addressing scheme that separates Program Memory from Data Memory. The program and data segments can overlap since they are accessed by different instructions. Program Memory is fetched by the microcontroller automatically. There is one instruction (MOVC) that is used to explicitly read the program area. This is commonly used to read lookup tables.
The MSC1200 has three Hardware (HW) Configuration registers (HCR0, HCR1, and HCR2) that are programmable only during Flash Memory Programming mode.
The MSC1200 allows the user to partition the Flash Memory between Program Memory and Data Memory. For instance, the MSC1200Y3 contains 8kB of Flash Memory on-chip. Through the HW configuration registers, the user can define the partition between Program Memory (PM) and Data Memory (DM), as shown in Tables III and IV and Figure 18. The MSC1200 family offers two memory configurations.

| HCR0 | MSC1200Y2 |  | MSC1200Y3 |  |
| :--- | :---: | :---: | :---: | :---: |
| DFSEL | PM | DM | PM | DM |
| 00 | 2 kB | 2 kB | 4 kB | 4 kB |
| 01 | 2 kB | 2 kB | 6 kB | 2 kB |
| 10 | 3 kB | 1 kB | 7 kB | 1 kB |
| 11 (default) | 4 kB | 0 kB | 8 kB | 0 kB |

TABLE III. MSC1200Y Flash Partitioning.

| HCRO | MSC1200Y2 |  | MSC1200Y3 |  |
| :--- | :---: | :---: | :---: | :---: |
| DFSEL | PM | DM | PM | DM |
| 00 | $0000-07 F F$ | $0400-0$ BFF | $0000-0$ FFF | $0400-13 F F$ |
| 01 | $0000-07 F F$ | $0400-0$ BFF | $0000-17 F F$ | $0400-0$ BFF |
| 10 | $0000-0$ BFF | $0400-07 F F$ | $0000-1$ BFF | $0400-07 \mathrm{FF}$ |
| 11 (default) | $0000-0$ FFF | 0000 | $0000-1$ FFF | 0000 |

TABLE IV. Flash Memory Partitioning Addresses.


FIGURE 18. Memory Map.

It is important to note that the Flash Memory is readable and writable (depending on the MXWS bit in the MWS SFR) by the user through the MOVX instruction when configured as either Program or Data Memory. This means that the user may partition the device for maximum Flash Program Memory size (no Flash Data Memory) and use Flash Program Memory as Flash Data Memory. This may lead to undesirable behavior if the PC points to an area of Flash Program Memory that is being used for data storage. Therefore, it is recommended to use Flash partitioning when Flash Memory is used for data storage. Flash partitioning prohibits execution of code from Data Flash Memory. Additionally, the Program Memory erase/ write can be disabled through hardware configuration bits (HCRO), while still providing access (read/write/erase) to Data Flash Memory.
The effect of memory mapping on Program and Data Memory is straightforward. The Program Memory is decreased in size from the top of Flash Memory. To maintain compatibility with the MSC121x, the Flash Data Memory maps to addresses $0400_{H}$. Therefore, access to Data Memory (through MOVX) will access Flash Memory for the addresses shown in Table IV.

## Data Memory

The MSC1200 has on-chip Flash Data Memory, which is readable and writable (depending on Memory Write Select register) during normal operation (full $\mathrm{V}_{\mathrm{DD}}$ range). This memory is mapped into the external Data Memory space, which requires the use of the MOVX instruction to program. Note that the page size is 64 bytes for both Program and Data Memory and the page must be erased before it can be written.

## REGISTER MAP

The Register Map is illustrated in Figure 19. It is entirely separate from the Program and Data Memory areas mentioned before. A separate class of instructions is used to access the registers. There are 128 register locations. In practice, the MSC1200 has 128 bytes of Scratchpad RAM and up to 128 SFRs. Thus, a direct reference to one of the upper 128 locations will be an SFR access. Direct RAM is reached at locations 0 to $7 \mathrm{~F}_{\mathrm{H}}$ (0 to 127).


FIGURE 19. Register Map.

SFRs are accessed directly between $80_{\mathrm{H}}$ and $\mathrm{FF}_{\mathrm{H}}$ (128 to 255). Scratchpad RAM is available for general-purpose data storage. It is commonly used in place of off-chip RAM when the total data contents are small. Within the 128 bytes of RAM, there are several special-purpose areas.

## Bit Addressable Locations

In addition to direct register access, some individual bits are also accessible. These are individually addressable bits in both the RAM and SFR area. In the Scratchpad RAM area, registers $20_{\mathrm{H}}$ to $2 \mathrm{~F}_{\mathrm{H}}$ are bit addressable. This provides 128 (16-8) individual bits available to software. A bit access is distinguished from a full-register access by the type of instruction. In the SFR area, any register location ending in a $0_{\mathrm{H}}$ or $8_{\mathrm{H}}$ is bit addressable. Figure 20 shows details of the on-chip RAM addressing including the locations of individual RAM bits.


FIGURE 20. Scratchpad Register Addressing.

## Working Registers

As part of the lower 128 bytes of RAM, there are four banks of Working Registers, as shown in Figure 20. The Working Registers are general-purpose RAM locations that can be addressed in a special way. They are designated R0 through R7. Since there are four banks, the currently selected bank will be used by any instruction using R0-R7. This allows software to change context by simply switching banks. This is controlled via the Program Status Word register (PSW; 0D0 ${ }_{H}$ ) in the SFR area described below. The 16 bytes immediately above the R0-R7 registers are bit addressable. So any of the 128 bits in this area can be directly accessed using bit addressable instructions.

## Stack

Another use of the Scratchpad area is for the programmer's stack. This area is selected using the Stack Pointer (SP; 81 ${ }_{\mathrm{H}}$ ) SFR. Whenever a call or interrupt is invoked, the return address is placed on the Stack. It also is available to the programmer for variables, etc., since the Stack can be moved and there is no fixed location within the RAM designated as Stack. The Stack Pointer will default to $07_{\mathrm{H}}$ on reset. The user can then move it as needed. The SP will point to the
last used value. Therefore, the next value placed on the Stack is put at SP + 1. Each PUSH or CALL will increment the SP by the appropriate value. Each POP or RET will decrement as well.

## Program Memory

After reset, the CPU begins execution from Program Memory location $0000_{\mathrm{H}}$. The standard internal Program Memory size for MSC1200 family members is shown in Table V. If enabled the Boot ROM will appear from address $\mathrm{F}_{200_{\mathrm{H}}}$ to $\mathrm{FBFF}_{\mathrm{H}}$.

| MODEL NUMBER | STANDARD INTERNAL <br> PROGRAM MEMORY SIZE (BYTES) |
| :---: | :---: |
| MSC1200Y3 | 8 k |
| MSC1200Y2 | 4 k |

TABLE V. MSC1200 Maximum Internal Program Memory Sizes.

## Boot ROM

There is a 1 kB Boot ROM that controls operation during serial programming. Additionally, the Boot ROM routines shown in Table VI can be accessed during the user mode if it is enabled. When enabled, the Boot ROM routines will be located at memory addresses ${\mathrm{F} 800_{\mathrm{H}}}-\mathrm{FBFF}_{\mathrm{H}}$ during user mode.

| HEX ADDRESS | ROUTINE | C DECLARATIONS | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| F802 | sfr_rd | char sfr_rd(void); | Return SFR value pointed to by CADDR ${ }^{(1)}$ |
| F805 | sfr_wr | void sfr_wr(char d); | Write to SFR pointed to by CADDR ${ }^{(1)}$ |
| FBD8 | monitor_isr | void monitor_isr() interrupt 6; | Push registers and call cmd_parser |
| FBDA | cmd_parser | void cmd_parser(void); | See SBAA076B.pdf |
| FBDC | put_string | void put_string(char code *string); | Output string |
| FBDE | page_erase | char page_erase (int faddr, char fdata, char fdm); | Erase flash page |
| FBE0 | write_flash | Assembly only; DPTR = address, ACC = data | Flash write ${ }^{(2)}$ |
| FBE2 | write_flash_chk | char write_flash_chk (int faddr, char fdata, char fdm); | Write flash byte, verify |
| FBE4 | write_flash_byte | void write_flash_byte (int faddr, char fdata); | Write flash byte ${ }^{(2)}$ |
| FBE6 | faddr_data_read | char faddr_data_read(char faddr); | Read HW config byte from faddr |
| FBE8 | data_x_c_read | char data_x_c_read(int faddr, char fdm); | Read xdata or code byte |
| FBEA | tx_byte | void tx_byte(char); | Send byte to USART0 |
| FBEC | tx_hex | void tx_hex(char); | Send hex value to USART0 |
| FBEE | putx | void putx(char); | Send "x" to USART0 on R7 = 1 |
| FBF0 | rx_byte | char rx_byte(void); | Read byte from USART0 |
| FBF2 | rx_byte_echo | char rx_byte_echo(void); | Read and echo byte on USARTO |
| FBF4 | rx_hex_echo | char rx_hex_echo(void); | Read and echo hex on USART0 |
| FBF6 | rx_hex_dbl_echo | int rx_hex_dbl_echo(void); | Read int as hex and echo: USART0 |
| FBF8 | rx_hex_word_echo | int rx_hex_word_echo(void); | Read int reversed as hex and echo: USART0 |
| FBFA | autobaud | void autobaud(void); | Set baud with received CR ${ }^{(3)}$ |
| FBFC | putspace1 | void putspace1(void); | Output 1 space to USART0 |
| FBFE | putcr | void putcr(void); | Output CR, LF to USART0 |

NOTES: (1) CADDR must be set using the faddr_data_read routine.
(2) MWS register (SFR $8 F_{H}$ ) defines Data Memory or Program Memory write.
(3) SFR registers CKCON and TCON must be initialized: CKCON $=0 \times 10$ and TCON $=0 \times 00$.

TABLE VI. MSC1200 Boot ROM Routines.

## Serial Flash Programming Mode

Two methods of programming are available: serial programming mode and user application mode. Serial programming mode is initiated by holding the P1.0/PROG pin low during POR, as shown in Figure 21. User Application mode also allows for Flash programming. Code execution from Flash Memory cannot occur in this mode while programming, but code execution can occur from Boot ROM while programming.


## INTERRUPTS

The MSC1200 uses a three-priority interrupt system. As shown in Table VII, each interrupt source has an independent priority bit, flag, interrupt vector, and enable (except that nine interrupts share the Auxiliary Interrupt (AI) at the highest priority). In addition, interrupts can be globally enabled or disabled. The interrupt structure is compatible with the original 8051 family. All of the standard interrupts are available.

## HARDWARE CONFIGURATION MEMORY

The 64 configuration bytes can only be written during the program mode. The bytes are accessed through SFR registers CADDR (SFR $93_{\mathrm{H}}$ ) and CDATA (SFR $94_{\mathrm{H}}$ ). Three of the configuration bytes control Flash partitioning and system control. If the security bit is set, these bits cannot be changed except with a Mass Erase command that erases all of the Flash Memory including the 64 configuration bytes.

FIGURE 21. Serial Programming Mode.

| INTERRUPT/EVENT | INTERRUPT |  | PRIORITY | FLAG | INTERRUPT ENABLE | CONTROL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ADDR | NUM |  |  |  |  |
| $\mathrm{AV}_{\mathrm{DD}}$ Low Voltage Detect <br> Count (SPI/ ${ }^{2} \mathrm{C}$ ) <br> ${ }^{2} \mathrm{C}$ Start/Stop <br> Milliseconds Timer <br> ADC <br> Summation Register <br> Seconds Timer <br> External Interrupt 0 <br> Timer 0 Overflow <br> External Interrupt 1 <br> Timer 1 Overflow <br> Serial Port 0 <br> External Interrupt 2 <br> External Interrupt 3 <br> External Interrupt 4 <br> External Interrupt 5 <br> Watchdog | $\begin{aligned} & 33_{\mathrm{H}} \\ & 33_{\mathrm{H}} \\ & 33_{\mathrm{H}} \\ & 33_{\mathrm{H}} \\ & 33_{\mathrm{H}} \\ & 33_{\mathrm{H}} \\ & 33_{\mathrm{H}} \\ & 03_{\mathrm{H}} \\ & 0 \mathrm{~B}_{\mathrm{H}} \\ & 13_{\mathrm{H}} \\ & 1 \mathrm{~B}_{\mathrm{H}} \\ & 23_{\mathrm{H}} \\ & \\ & 43_{\mathrm{H}} \\ & 4 \mathrm{~B}_{\mathrm{H}} \\ & 53_{\mathrm{H}} \\ & 5 \mathrm{~B}_{\mathrm{H}} \\ & 63_{\mathrm{H}} \end{aligned}$ | $\begin{gathered} 6 \\ 6 \\ 6 \\ 6 \\ 6 \\ 6 \\ 6 \\ 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ \hline 8 \\ 9 \\ 10 \\ 11 \\ 12 \end{gathered}$ | HIGH 0 0 0 0 0 0 0 1 2 3 4 5 6 7 8 9 10 LOW | ALVDIP (AIPOL.1) ${ }^{(1)}$ <br> CNTIP (AIPOL.2) ${ }^{(1)}$ <br> I2CIP (AIPOL.3) ${ }^{(1)}$ <br> MSECIP (AAIPOLIE.4) ${ }^{(1)}$ <br> ADCIP (AIPOL.5) ${ }^{(1)}$ <br> SUMIP (AIPOL.6) ${ }^{(1)}$ <br> SECIP (AIPOL.7) ${ }^{(1)}$ <br> IE0 (TCON.1) ${ }^{(2)}$ <br> TFO (TCON.5) ${ }^{(3)}$ <br> IE1 (TCON.3) ${ }^{(2)}$ <br> TF1 (TCON.7) ${ }^{(3)}$ <br> RI_0 (SCONO.0) <br> TI_0 (SCON0.1) <br> IE2 (EXIF.4) <br> IE3 (EXIF.5) <br> IE4 (EXIF.6) <br> IE5 (EXIF.7) <br> WDTI (EICON.3) | EALV (AIE.1) ${ }^{(1)}$ <br> ECNT (AIE.2) ${ }^{(1)}$ <br> EI2C (AIE.3) ${ }^{(1)}$ <br> EMSEC (AIE.4) ${ }^{(1)}$ <br> EADC (AIE .5) ${ }^{(1)}$ <br> ESUM (AIE.6) ${ }^{(1)}$ <br> ESEC (AIE.7) ${ }^{(1)}$ <br> EXO (IE.0) ${ }^{(4)}$ <br> ETO (IE.1) ${ }^{(4)}$ <br> EX1 (IE.2) ${ }^{(4)}$ <br> ET1 (IE.3) ${ }^{(4)}$ <br> ESO (IE.4) ${ }^{(4)}$ <br> EX2 (EIE.0) ${ }^{(4)}$ <br> EX3 (EIE.1) ${ }^{(4)}$ <br> EX4 (EIE.2) ${ }^{(4)}$ <br> EX5 (EIE.3) ${ }^{(4)}$ <br> EWDI (EIE.4)(4) | N/A $\mathrm{N} / \mathrm{A}$ $\mathrm{N} / \mathrm{A}$ $\mathrm{N} / \mathrm{A}$ $\mathrm{N} / \mathrm{A}$ $\mathrm{N} / \mathrm{A}$ $\mathrm{N} / \mathrm{A}$ PX0 (IP.0) PT0 (IP.1) PX1 (IP.2) PT1 (IP.3) PS0 (IP.4) PX2 (EIP.0) PX3 (EIP.1) PX4 (EIP.2) PX5 (EIP.3) PWDI (EIP.4) |
| NOTES: (1) These interrupts set the AI flag (EICON.4) and are enabled by EAI (EICON.5). (2) If edge triggered, cleared automatically by hardware when the service routine is vectored to. If level triggered, the flag follows the state of the pin. (3) Cleared automatically by hardware when interrupt vector occurs. <br> (4) Globally enabled by EA (IE.7). |  |  |  |  |  |  |

TABLE VII. Interrupt Summary.

Hardware Configuration Register 0 (HCRO)—Accessed Using SFR Registers CADDR and CDATA.

|  | bit $\mathbf{7}$ | bit $\mathbf{6}$ | bit $\mathbf{5}$ | bit $\mathbf{4}$ | bit $\mathbf{3}$ | bit $\mathbf{2}$ | bit $\mathbf{1}$ | bit $\mathbf{0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${\text { CADDR } 3 F_{H}}^{\text {EPMA }}$ | PML | RSL | EBR | EWDR | 1 | DFSEL1 | DFSELO |  |

To read this register during normal operation, refer to the register descriptions for CADDR and CDATA.
EPMA Enable Programming Memory Access (Security Bit).
bit $7 \quad 0$ : After reset in programming modes, Flash Memory can only be accessed in UAM mode until a mass erase is done.
1: Fully Accessible (default)

PML Program Memory Lock (PML has Priority Over RSL).
bit 6 0: Enable all Flash Programming Modes in Program Memory; can be written in UAM.
1: Enable read only for Program Memory; cannot be written in UAM (default).

RSL Reset Sector Lock. The reset sector can be used to provide another method of Flash Memory programming. This
bit 5 will allow Program Memory updates without changing the jumpers for in-circuit code updates or program development. The code in this boot sector would then provide the monitor and programming routines with the ability to jump into the main Flash code when programming is finished.

0: Enable Reset Sector Writing
1: Enable Read Only Mode for Reset Sector (4kB) (default)
EBR Enable Boot ROM. Boot ROM is 1 kB of code located in ROM, not to be confused with the 4 kB Boot Sector located
bit 4 in Flash Memory.
0: Disable Internal Boot ROM
1: Enable Internal Boot ROM (default)

## EWDR Enable Watchdog Reset.

bit 3 0: Disable Watchdog Reset
1: Enable Watchdog Reset (default)
DFSEL1-0 Data Flash Memory Size (see Table II).
bits 1-0 00: 4kB Data Flash Memory (MSC1200Y3 Only)
01: 2kB Data Flash Memory
10: 1kB Data Flash Memory
11: No Data Flash Memory (default)

Hardware Configuration Register 1 (HCR1)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| ${\text { CADDR } 3 \mathrm{E}_{\mathrm{H}}}^{1}$ | 1 | 1 | 1 | 1 | DDB | 1 | 1 |  |

To read this register during normal operation, refer to the register descriptions for CADDR and CDATA.
DDB
Disable Digital Brownout Detection
bit 2 0: Enable Digital Brownout Detection (2.7V)
1: Disable Digital Brownout Detection (default)
Hardware Configuration Register 2 (HCR2)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CADDR $3 D_{H}$ | 0 | 0 | 0 | 0 | 0 | CLKSEL2 | CLKSEL1 | CLKSELO |

To read this register during normal operation, refer to the register descriptions for CADDR and CDATA.
CLKSEL2-0 Clock Select
bits 2-0 000: Reserved
001: Reserved
010: Reserved
011: External Clock Mode
100: PLL High-Frequency (HF) Mode
101: PLL Low-Frequency (LF) Mode
110: Internal Oscillator High-Frequency (HF) Mode
111: Internal Oscillator Low-Frequency (LF) Mode

## Configuration Memory Programming

Certain key functions such as Brownout Reset and Watchdog Timer are controlled by the hardware configuration bits. These bits are nonvolatile and can only be changed through serial flash programming. Other peripheral control and status functions, such as ADC configuration timer setup, and Flash control are controlled through the SFRs.

SFR Definitions


SFR Definitions (Cont.)

| ADDRESS | REGISTER | BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 | RESET VALUES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{BF}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{CO}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{C} 1_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{C}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{C3}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{C} 4_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{C}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{C6}_{\mathrm{H}}$ | EWU |  |  |  |  |  | EWUWDT | EWUEX1 | EWUEX0 | $00_{\mathrm{H}}$ |
| $\mathrm{C7}_{\mathrm{H}}$ | SYSCLK | 0 | 0 | DIVMOD1 | DIVMOD0 | 0 | DIV2 | DIV1 | DIV0 | $0^{+}$ |
| $\mathrm{C}_{\mathrm{H}}{ }^{\text {H}}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{C} 9_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{CA}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{CB}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{CC}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{CD}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{CE}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{CF}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{DO}_{\mathrm{H}}$ | PSW | CY | AC | F0 | RS1 | RS0 | OV | F1 | P | $00_{H}$ |
| D1 ${ }_{\text {H }}$ | OCL |  |  |  |  |  |  |  | LSB | $00_{\mathrm{H}}$ |
| D2 ${ }_{\text {H }}$ | OCM |  |  |  |  |  |  |  |  | $00^{H}$ |
| D3 ${ }_{\text {H }}$ | OCH | MSB |  |  |  |  |  |  |  | $00_{\mathrm{H}}$ |
| D4 ${ }_{\text {H }}$ | GCL |  |  |  |  |  |  |  | LSB | $5 \mathrm{~A}_{\mathrm{H}}$ |
| D5 ${ }_{\text {H }}$ | GCM |  |  |  |  |  |  |  |  | $\mathrm{EC}_{\mathrm{H}}$ |
| $\mathrm{D6}_{\mathrm{H}}$ | GCH | MSB |  |  |  |  |  |  |  | $5 \mathrm{~F}_{\mathrm{H}}$ |
| D7 ${ }_{\text {H }}$ | ADMUX | INP3 | INP2 | INP1 | INP0 | INN3 | INN2 | INN1 | INN0 | $01_{\mathrm{H}}$ |
| D8 ${ }_{\text {H }}$ | EICON | 0 | 1 | EAI | AI | WDTI | 0 | 0 | 0 | $40_{\mathrm{H}}$ |
| D9 ${ }_{\text {H }}$ | ADRESL |  |  |  |  |  |  |  | LSB | $00_{\mathrm{H}}$ |
| $\mathrm{DA}_{\mathrm{H}}$ | ADRESM |  |  |  |  |  |  |  |  | $00^{H}$ |
| $\mathrm{DB}_{\mathrm{H}}$ | ADRESH | MSB |  |  |  |  |  |  |  | $00_{\mathrm{H}}$ |
| $\mathrm{DC}_{\mathrm{H}}$ | ADCON0 | - | BOD | EVREF | VREFH | EBUF | PGA2 | PGA1 | PGA0 | $30_{\mathrm{H}}$ |
| $\mathrm{DD}_{\mathrm{H}}$ | ADCON1 | OF_UF | POL | SM1 | SM0 | - | CAL2 | CAL1 | CALO | $0^{+}$ |
| $\mathrm{DE}_{\mathrm{H}}$ | ADCON2 | DR7 | DR6 | DR5 | DR4 | DR3 | DR2 | DR1 | DR0 | $1 \mathrm{~B}_{\mathrm{H}}$ |
| $\mathrm{DF}_{\mathrm{H}}$ | ADCON3 | 0 | 0 | 0 | 0 | 0 | DR10 | DR9 | DR8 | $06_{H}$ |
| $\mathrm{EO}_{\mathrm{H}}$ | ACC |  |  |  |  |  |  |  |  | $00_{\mathrm{H}}$ |
| $\mathrm{E} 1_{\mathrm{H}}$ | SSCON | SSCON1 | SSCON0 | SCNT2 | SCNT1 | SCNT0 | SHF2 | SHF1 | SHF0 | $00_{\mathrm{H}}$ |
| $\mathrm{E} 2_{\mathrm{H}}$ | SUMR0 |  |  |  |  |  |  |  | LSB | $00_{\mathrm{H}}$ |
| E3 ${ }_{\text {H }}$ | SUMR1 |  |  |  |  |  |  |  |  | $00_{\mathrm{H}}$ |
| E4 ${ }_{\text {H }}$ | SUMR2 |  |  |  |  |  |  |  |  | $00_{\mathrm{H}}$ |
| E5 ${ }_{\text {H }}$ | SUMR3 | MSB |  |  |  |  |  |  |  | $00_{\mathrm{H}}$ |
| $\mathrm{E}_{\mathrm{H}}{ }^{\text {r }}$ | ODAC |  |  |  |  |  |  |  |  | $00_{\mathrm{H}}$ |
| $E 7_{H}$ | LVDCON | ALVDIS | 0 | 0 | 0 | 1 | 1 | 1 | 1 | $8 \mathrm{~F}_{\mathrm{H}}$ |
| $\mathrm{E}_{\mathrm{H}}$ | EIE | 1 | 1 | 1 | EWDI | EX5 | EX4 | EX3 | EX2 | $E 0_{H}$ |
| $\mathrm{E9}_{\mathrm{H}}$ | HWPC0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | MEMORY | 0000_000x ${ }_{\text {B }}$ |
| $E A_{H}$ | HWPC1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | $20_{H}$ |
| $\mathrm{EB}_{\mathrm{H}}$ | HWVER |  |  |  |  |  |  |  |  |  |
| $\mathrm{EC}_{\mathrm{H}}$ | Reserved |  |  |  |  |  |  |  |  |  |
| $E D_{H}$ | Reserved |  |  |  |  |  |  |  |  |  |
| $\mathrm{EE}_{\mathrm{H}}$ | FMCON | 0 | PGERA | 0 | FRCM | 0 | BUSY | 1 | 0 | $02{ }_{H}$ |
| $\mathrm{EF}_{\mathrm{H}}$ | FTCON | FER3 | FER2 | FER1 | FER0 | FWR3 | FWR2 | FWR1 | FWR0 | $\mathrm{A}_{5}{ }_{\text {H }}$ |
| $\mathrm{FO}_{\mathrm{H}}$ | B |  |  |  |  |  |  |  |  | $00_{\mathrm{H}}$ |
| $\mathrm{F}_{\mathrm{H}}$ | PDCON | PDICLK | PDIDAC | PDI2C | 0 | PDADC | PDWDT | PDST | PDSPI | $6 \mathrm{~F}_{\mathrm{H}}$ |
| $\mathrm{F}^{\mathrm{H}}$ | PASEL | PSEN4 | PSEN3 | PSEN2 | PSEN1 | PSEN0 | 0 | 0 | 0 | $00_{\mathrm{H}}$ |
| $\mathrm{F}_{3} \mathrm{H}$ | Reserved |  |  |  |  |  |  |  |  |  |
| $\mathrm{F}_{4}{ }^{\text {H}}$ | PLLL | PLL7 | PLL6 | PLL5 | PLL4 | PLL3 | PLL2 | PLL1 | PLLO | $\mathrm{C1}_{\mathrm{H}}$ |
| $\mathrm{F}_{5}$ | PLLH | CLKSTAT2 | CLKSTAT1 | CLKSTAT0 | PLLLOCK | 0 | 0 | PLL9 | PLL8 | ${ }^{\times 1}{ }_{\text {H }}$ |
| $\mathrm{F6}_{\mathrm{H}}$ | ACLK | 0 | FREQ6 | FREQ5 | FREQ4 | FREQ3 | FREQ2 | FREQ1 | FREQ0 | $03_{\mathrm{H}}$ |
| $\mathrm{F}_{\mathrm{H}}$ | SRST | 0 | 0 | 0 | 0 | 0 | 0 | 0 | RSTREQ | $00_{H}$ |
| $\mathrm{F}_{\mathrm{H}}$ | EIP | 1 | 1 | 1 | PWDI | PX5 | PX4 | PX3 | PX2 | $\mathrm{EO}_{\mathrm{H}}$ |
| $\mathrm{F9}_{\mathrm{H}}$ | SECINT | WRT | SECINT6 | SECINT5 | SECINT4 | SECINT3 | SECINT2 | SECINT1 | SECINT0 | $7 \mathrm{~F}_{\mathrm{H}}$ |
| $\mathrm{FA}_{\mathrm{H}}$ | MSINT | WRT | MSINT6 | MSINT5 | MSINT4 | MSINT3 | MSINT2 | MSINT1 | MSINT0 | $7 \mathrm{~F}_{\mathrm{H}}$ |
| $\mathrm{FB}_{\mathrm{H}}$ | USEC | 0 | 0 | FREQ5 | FREQ4 | FREQ3 | FREQ2 | FREQ1 | FREQ0 | $03_{\mathrm{H}}$ |
| $\mathrm{FC}_{\mathrm{H}}$ | MSECL | MSECL7 | MSECL6 | MSECL5 | MSECL4 | MSECL3 | MSECL2 | MSECL1 | MSECL0 | $9 \mathrm{~F}_{\mathrm{H}}$ |
| $\mathrm{FD}_{\mathrm{H}}$ | MSECH | MSECH7 | MSECH6 | MSECH5 | MSECH4 | MSECH3 | MSECH2 | MSECH1 | MSECH0 | $0 \mathrm{~F}_{\mathrm{H}}$ |
| $\mathrm{FE}_{\mathrm{H}}$ | HMSEC | HMSEC7 | HMSEC6 | HMSEC5 | HMSEC4 | HMSEC3 | HMSEC2 | HMSEC1 | HMSEC0 | $63_{\mathrm{H}}$ |
| $\mathrm{FF}_{\mathrm{H}}$ | WDTCON | EWDT | DWDT | RWDT | WDCNT4 | WDCNT3 | WDCNT2 | WDCNT1 | WDCNT0 | $0^{+}$ |

Stack Pointer (SP)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $81_{\mathrm{H}}$ | SP. 7 | SP. 6 | SP. 5 | SP. 4 | SP. 3 | SP. 2 | SP. 1 | SP. 0 | $07_{\mathrm{H}}$ |

SP.7-0 Stack Pointer. The stack pointer identifies the location where the stack will begin. The stack pointer is incremented before bits 7-0 every PUSH or CALL operation and decremented after each POP or RET/RETI. This register defaults to $07_{H}$ after reset.

Data Pointer Low 0 (DPLO)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $82_{\mathrm{H}}$ | DPL0.7 | DPL0.6 | DPL0.5 | DPL0.4 | DPL0.3 | DPL0.2 | DPL0.1 | DPL0.0 | $00 \mathrm{H}_{\mathrm{H}}$ |

DPL0.7-0 Data Pointer Low 0. This register is the low byte of the standard 8051 16-bit data pointer. DPLO and DPH0 bits 7-0 are used to point to non-scratchpad data RAM. The current data pointer is selected by DPS (SFR 86 $\mathrm{H}_{\mathrm{H}}$ ).

## Data Pointer High 0 (DPHO)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $83_{H}$ | DPH0.7 | DPH0.6 | DPH 0.5 | DPH 0.4 | DPH 0.3 | DPH 0.2 | DPH 0.1 | DPH 0.0 | $00_{H}$ |

DPH0.7-0 Data Pointer High 0. This register is the high byte of the standard 8051 16-bit data pointer. DPL0 and DPH0 bits 7-0 are used to point to non-scratchpad data RAM. The current data pointer is selected by DPS (SFR $86_{\mathrm{H}}$ ).

Data Pointer Low 1 (DPL1)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $84_{H}$ | DPL1.7 | DPL1.6 | DPL1.5 | DPL1.4 | DPL1.3 | DPL1.2 | DPL1.1 | DPL1.0 | $00_{H}$ |

DPL1.7-0 Data Pointer Low 1. This register is the low byte of the auxiliary 16-bit data pointer. When the SEL bit (DPS.0) bits 7-0 (SFR $\left.86_{\mathrm{H}}\right)$ is set, DPL1 and DPH1 are used in place of DPL0 and DPH0 during DPTR operations.

## Data Pointer High 1 (DPH1)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $85_{\mathrm{H}}$ | DPH1.7 | DPH1.6 | DPH1.5 | DPH1.4 | DPH1.3 | DPH1.2 | DPH1.1 | DPH1.0 | $00_{H}$ |

DPH1.7-0 Data Pointer High. This register is the high byte of the auxiliary 16-bit data pointer. When the SEL bit (DPS.0) bits 7-0 (SFR $\left.86_{H}\right)$ is set, DPL1 and DPH1 are used in place of DPL0 and DPH0 during DPTR operations.

## Data Pointer Select (DPS)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $86_{\mathrm{H}}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | SEL $^{0}$ | $00_{H}$ |

SEL Data Pointer Select. This bit selects the active data pointer.
bit $0 \quad 0$ : Instructions that use the DPTR will use DPLO and DPH0.
1: Instructions that use the DPTR will use DPL1 and DPH1.

Power Control (PCON)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $87_{\mathrm{H}}$ | SMOD | 0 | 1 | 1 | GF1 | GF0 | STOP | IDLE | $30_{\mathrm{H}}$ |

SMOD Serial Port 0 Baud Rate Doubler Enable. The serial baud rate doubling function for Serial Port 0.
bit $7 \quad 0$ : Serial Port 0 baud rate will be a standard baud rate.
1: Serial Port 0 baud rate will be double that defined by baud rate generation equation.
GF1 General-Purpose User Flag 1. This is a general-purpose flag for software control.
bit 3
GF0 General-Purpose User Flag 0. This is a general-purpose flag for software control.
bit 2
STOP Stop Mode Select. Setting this bit will halt the oscillator and block external clocks. This bit will always read as a 0.
bit 1 Exit with RESET. In this mode, internal peripherals are frozen and I/O pins are held in their current state. The ADC is frozen, but IDAC and VREF remain active.

IDLE Idle Mode Select. Setting this bit will freeze the CPU, Timer 0 and 1, and the USART; other peripherals remain bit $0 \quad$ active. This bit will always be read as a 0 . Exit with $\operatorname{AIE}\left(\mathrm{A} 6_{H}\right)$ and $E W U\left(C 6_{H}\right)$ interrupts (refer to Figure 4 for clocks affected during IDLE).

Timer/Counter Control (TCON)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $88{ }_{\text {H }}$ | TF1 | TR1 | TF0 | TRO | IE1 | IT1 | IEO | ITO | $00_{H}$ |

TF1 Timer 1 Overflow Flag. This bit indicates when Timer 1 overflows its maximum count as defined by the current
bit 7 mode. This bit can be cleared by software and is automatically cleared when the CPU vectors to the Timer 1 interrupt service routine.
0 : No Timer 1 overflow has been detected.
1: Timer 1 has overflowed its maximum count.
TR1 Timer 1 Run Control. This bit enables/disables the operation of Timer 1. Halting this timer will preserve the current bit 6 count in TH1, TL1.
0 : Timer is halted.
1: Timer is enabled.
TFO Timer 0 Overflow Flag. This bit indicates when Timer 0 overflows its maximum count as defined by the current
bit 5 mode. This bit can be cleared by software and is automatically cleared when the CPU vectors to the Timer 0 interrupt service routine.
0 : No Timer 0 overflow has been detected.
1: Timer 0 has overflowed its maximum count.
TRO Timer 0 Run Control. This bit enables/disables the operation of Timer 0 . Halting this timer will preserve the bit 4 current count in THO, TLO.

0 : Timer is halted.
1: Timer is enabled.
IE1 Interrupt 1 Edge Detect. This bit is set when an edge/level of the type defined by IT1 is detected. If IT1 $=1$, this bit 3 bit will remain set until cleared in software or the start of the External Interrupt 1 service routine. If IT1 $=0$, this bit will inversely reflect the state of the INT1 pin.

IT1 Interrupt 1 Type Select. This bit selects whether the $\overline{\text { NT1 }}$ pin will detect edge or level triggered interrupts.
bit 20 : $\overline{\mathrm{NT} 1}$ is level triggered.
1: $\overline{\mathrm{NT} 1}$ is edge triggered.
IEO Interrupt 0 Edge Detect. This bit is set when an edge/level of the type defined by ITO is detected. If ITO $=1$, this bit 3 bit will remain set until cleared in software or the start of the External Interrupt 0 service routine. If ITO $=0$, this bit will inversely reflect the state of the $\overline{\mathrm{NTO}}$ pin.

ITO Interrupt 0 Type Select. This bit selects whether the $\overline{\mathrm{NNTO}}$ pin will detect edge or level triggered interrupts.
bit 20 : INTO is level triggered.
1: $\overline{\mathrm{NTO}}$ is edge triggered.

Timer Mode Control (TMOD)

| SFR 89 ${ }_{\text {H }}$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | TIMER 1 |  |  |  | TIMER 0 |  |  |  | Reset Value |
|  | GATE | $\mathrm{C} / \overline{\mathrm{T}}$ | M1 | M0 | GATE | $\mathrm{C} / \mathrm{T}$ | M1 | M0 | $00_{H}$ |

GATE Timer 1 Gate Control. This bit enables/disables the ability of Timer 1 to increment.
bit $7 \quad 0$ : Timer 1 will clock when TR1 $=1$, regardless of the state of pin $\overline{\text { INT1 }}$.
1: Timer 1 will clock only when TR1 $=1$ and pin $\overline{\mathrm{NT} 1}=1$.
C/T Timer 1 Counter/Timer Select.
bit 6 0: Timer is incremented by internal clocks.
1: Timer is incremented by pulses on T1 pin when TR1 (TCON.6, SFR $88_{\mathrm{H}}$ ) is 1.
M1, M0 Timer 1 Mode Select. These bits select the operating mode of Timer 1.

| M1 | M0 | MODE |
| :---: | :---: | :--- |
| 0 | 0 | Mode 0: 8-bit counter with 5-bit prescale. |
| 0 | 1 | Mode 1: 16 bits. |
| 1 | 0 | Mode 2: 8-bit counter with auto reload. |
| 1 | 1 | Mode 3: Two 8-bit counters. |

GATE Timer 0 Gate Control. This bit enables/disables the ability of Timer 0 to increment.
bit 30 : Timer 0 will clock when TRO $=1$, regardless of the state of pin $\overline{N T O}$ (software control).
1: Timer 0 will clock only when TRO $=1$ and pin $\overline{\mathrm{INTO}}=1$ (hardware control).
$\mathbf{C} / \overline{\mathbf{T}} \quad$ Timer 0 Counter/Timer Select.
bit 20 : Timer is incremented by internal clocks.
1: Timer is incremented by pulses on pin T0 when TR0 (TCON.4, SFR $88_{\mathrm{H}}$ ) is 1.
M1, M0 Timer 0 Mode Select. These bits select the operating mode of Timer 0.
bits 1-0

| M1 | M0 | MODE |
| :---: | :---: | :--- |
| 0 | 0 | Mode 0: 8-bit counter with 5-bit prescale. |
| 0 | 1 | Mode 1: 16 bits. |
| 1 | 0 | Mode 2: 8-bit counter with auto reload. |
| 1 | 1 | Mode 3: Two 8-bit counters. |

Timer 0 LSB (TLO)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $8 \mathrm{~A}_{\mathrm{H}}$ | TL 0.7 | TL0.6 | TL0.5 | TL0.4 | TL0.3 | TLO.2 | TL0.1 | TLO.0 | $00_{H}$ |

TL0.7-0 Timer 0 LSB. This register contains the least significant byte of Timer 0.
bits 7-0

Timer 1 LSB (TL1)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{SFR} 8 \mathrm{~B}_{\mathrm{H}}$ | TL 1.7 | TL 1.6 | $\mathrm{TL1.5}$ | TL 1.4 | $\mathrm{TL1} 13$ | TL 1.2 | TL 1.1 | TL 1.0 | $00_{\mathrm{H}}$ |

TL1.7-0 Timer 1 LSB. This register contains the least significant byte of Timer 1.
bits 7-0
Timer 0 MSB (THO)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{SFR} 8 \mathrm{C}_{\mathrm{H}}$ | TH 0.7 | TH 0.6 | TH 0.5 | TH 0.4 | TH 0.3 | TH 0.2 | TH 0.1 | TH 0.0 | $00_{\mathrm{H}}$ |

TH0.7-0 Timer 0 MSB. This register contains the most significant byte of Timer 0 .
bits 7-0

Timer 1 MSB (TH1)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $8 \mathrm{D}_{\mathrm{H}}$ | TH 1.7 | TH 1.6 | TH 1.5 | TH 1.4 | TH 1.3 | TH 1.2 | TH 1.1 | TH 1.0 | $00_{\mathrm{H}}$ |

TH1.7-0 Timer 1 MSB. This register contains the most significant byte of Timer 1.
bits 7-0

## Clock Control (CKCON)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $8 \mathrm{E}_{\mathrm{H}}$ | 0 | 0 | 0 | T 1 M | TOM | MD 2 | MD 1 | MD0 | $01_{H}$ |

T1M Timer 1 Clock Select. This bit controls the division of the system clock that drives Timer 1. Clearing this bit to 0 bit 4 maintains 8051 compatibility. This bit has no effect on instruction cycle timing. 0 : Timer 1 uses a divide by 12 of the crystal frequency.
1: Timer 1 uses a divide by 4 of the crystal frequency.
TOM Timer 0 Clock Select. This bit controls the division of the system clock that drives Timer 0 . Clearing this bit to 0 bit 3 maintains 8051 compatibility. This bit has no effect on instruction cycle timing.

0 : Timer 0 uses a divide by 12 of the crystal frequency.
1: Timer 0 uses a divide by 4 of the crystal frequency.
MD2, MD1, MD0 Stretch MOVX Select. These bits select the time by which MOVX cycles are to be stretched. Since the MSC1200 bit 3 does not allow external memory access, these bits should be set to $000_{\mathrm{B}}$ to allow for the fastest flash data memory access.

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SFR $8 \mathrm{~F}_{\mathrm{H}}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $M X W S$ | $00 \mathrm{H}_{\mathrm{H}}$ |

## Memory Write Select (MWS)

MXWS MOVX Write Select. This allows writing to the internal Flash program memory.
bit $0 \quad 0$ : No writes are allowed to the internal Flash program memory.
1: Writing is allowed to the internal Flash program memory, unless PML (HCRO) or RSL (HCRO) are on.
Port 1 (P1)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $90{ }_{H}$ | $\frac{\mathrm{P} 1.7}{\mathrm{INT5}}$ | $\begin{aligned} & \hline \text { P1.6 } \\ & \text { INT4 } \end{aligned}$ | $\frac{\mathrm{P} 1.5}{\mathrm{INT3}}$ | $\begin{gathered} \mathrm{P} 1.4 \\ \mathrm{INT} 2 / \overline{\mathrm{SS}} \end{gathered}$ | $\begin{aligned} & \hline \text { P1.3 } \\ & \text { DIN } \end{aligned}$ | $\begin{gathered} \hline \text { P1.2 } \\ \text { DOUT } \end{gathered}$ | P1.1 | $\frac{\mathrm{P} 1.0}{\mathrm{PROG}}$ | $\mathrm{FF}_{\mathrm{H}}$ |

P1.7-0 General-Purpose I/O Port 1. This register functions as a general-purpose I/O port. In addition, all the pins have bits 7-0 an alternative function listed below. Each of the functions is controlled by several other SFRs. The associated Port 1 latch bit must contain a logic ' 1 ' before the pin can be used in its alternate function capacity. To use the alternate function, set the appropriate mode in P1DDRL (SFR $\left.A E_{H}\right)$, P1DDRH (SFR $\left.A F_{H}\right)$.

INT5 External Interrupt 5.A falling edge on this pin will cause an external interrupt 5 if enabled.
bit 7
INT4 External Interrupt 4. A rising edge on this pin will cause an external interrupt 4 if enabled.
bit 6
INT3
External Interrupt 3. A falling edge on this pin will cause an external interrupt 3 if enabled.
bit 5

INT2/SS
bit 4
DIN
bit 3
DOUT Serial Data Out. This pin transmits serial data in SPI and ${ }^{2} \mathrm{C}$ modes (in $\mathrm{I}^{2} \mathrm{C}$ mode, this pin should be configured
bit 2
$\overline{\text { PROG }}$
bit 0

External Interrupt 2. A rising edge on this pin will cause an external interrupt 2 if enabled. This pin can be used as slave select $(\overline{\mathrm{SS}})$ in SPI slave mode.

Program Mode. When this pin is pulled low at power-up, the device enters Serial Programming mode (refer to

External Interrupt Flag (EXIF)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $91_{\mathrm{H}}$ | IE5 | IE4 | IE3 | IE2 | 1 | 0 | 0 | 0 | $08_{H}$ |

## IE5

bit 7
IE4

IE2
bit 4

External Interrupt 5 Flag. This bit will be set when a falling edge is detected on $\overline{\text { INT5 }}$. This bit must be cleared manually by software. Setting this bit in software will cause an interrupt if enabled.
External Interrupt 4 Flag. This bit will be set when a rising edge is detected on INT4. This bit must be cleared manually by software. Setting this bit in software will cause an interrupt if enabled.
External Interrupt 3 Flag. This bit will be set when a falling edge is detected on $\overline{\text { INT3}}$. This bit must be cleared manually by software. Setting this bit in software will cause an interrupt if enabled.
External Interrupt 2 Flag. This bit will be set when a rising edge is detected on INT2. This bit must be cleared manually by software. Setting this bit in software will cause an interrupt if enabled.

## Configuration Address Register (CADDR) (write only)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $93_{\mathrm{H}}$ |  |  |  |  |  |  |  | $00_{\mathrm{H}}$ |  |

CADDR
Configuration Address Register. This register supplies the address for reading bytes in the 64 bytes of Flash Configuration bits 7-0 Memory. Always use the Boot ROM CADDR access routine. This register is also used for SFR read and write routines.

WARNING: If this register is written to while executing from Flash Memory, the CDATA register will be incorrect.

## Configuration Data Register (CDATA)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| SFR $94_{\mathrm{H}}$ |  |  |  |  |  |  |  |  | $00_{\mathrm{H}}$ |

CDATA Configuration Data Register. This register will contain the data in the 64 bytes of Flash Configuration Memory bits 7-0 that is located at the last written address in the CADDR register. This is a read-only register.

Serial Port 0 Control (SCONO)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $98_{\mathrm{H}}$ | SM0_0 | SM1_0 | SM2_0 | REN_0 | TB8_0 | RB8_0 | TI_0 | RI_0 | $00_{H}$ |

SM0-2 Serial Port 0 Mode. These bits control the mode of serial Port 0 . Modes 1, 2, and 3 have 1 start and 1 stop bit bits 7-5 in addition to the 8 or 9 data bits.

| MODE | SM0 | SM1 | SM2 | FUNCTION | LENGTH | PERIOD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | Synchronous | 8 bits | $12 \mathrm{p}_{\text {CLK }}{ }^{(1)}$ |
| 0 | 0 | 0 | 1 | Synchronous | 8 bits | $4 \mathrm{p}_{\text {CLK }}{ }^{(1)}$ |
| 1 | 0 | 1 | 0 | Asynchronous | 10 bits | Timer 1 Baud Rate Equation |
| 1 | 0 | 1 | 1 | Asynchronous-Valid Stop Required ${ }^{(2)}$ | 10 bits | Timer 1 Baud Rate Equation |
| 2 | 1 | 0 | 0 | Asynchronous | 11 bits | $64 \mathrm{p}_{\text {CLK }}{ }^{(1)}(\mathrm{SMOD}=0)$ |
|  |  |  |  |  |  | $32 \mathrm{p}_{\text {CLK }}{ }^{(1)}(\mathrm{SMOD}=1)$ |
| 2 | 1 | 0 | 1 | Asynchronous with Multiprocessor Communication | 11 bits | $64 \mathrm{P}_{\text {CLK }}{ }^{(1)}(\mathrm{SMOD}=0)$ |
|  |  |  |  |  |  | $32 \mathrm{p}_{\text {CLK }}{ }^{(1)}(\mathrm{SMOD}=1)$ |
| 3 | 1 | 1 | 0 | Asynchronous | 11 bits | Timer 1 Baud Rate Equation |
| 3 | 1 | 1 | 1 | Asynchronous with Multiprocessor Communication ${ }^{(3)}$ | 11 bits | Timer 1 Baud Rate Equation |
| NOTES: (1) $p_{\text {CLK }}$ will be equal to $t_{\text {CLK }}$, except that $p_{\text {CLK }}$ will stop for IDLE. (2) RI_0 will only be activated when a valid stop is received. (3) RI_0 will not be activated if bit $9=0$. |  |  |  |  |  |  |

REN_0 Receive Enable. This bit enables/disables the serial Port 0 received shift register.
bit 4 0: Serial Port 0 reception disabled.
1: Serial Port 0 received enabled (modes 1, 2, and 3). Initiate synchronous reception (mode 0).
TB8_0 9th Transmission Bit State. This bit defines the state of the 9th transmission bit in serial Port 0 modes 2 and 3. bit 3

RB8_0 9th Received Bit State. This bit identifies the state of the 9th reception bit of received data in serial Port 0 modes bit 22 and 3 . In serial port mode 1, when SM2_0 $=0$, RB8_0 is the state of the stop bit. RB8_0 is not used in mode 0.
TI_0 Transmitter Interrupt Flag. This bit indicates that data in the serial Port 0 buffer has been completely shifted bit 1 out. In serial port mode 0, TI_0 is set at the end of the 8th data bit. In all other modes, this bit is set at the end of the last data bit. This bit must be manually cleared by software.

RI_0 Receiver Interrupt Flag. This bit indicates that a byte of data has been received in the serial Port 0 buffer. In bit $0 \quad$ serial port mode $0, R I \_0$ is set at the end of the 8 th bit. In serial port mode 1, RI_0 is set after the last sample of the incoming stop bit subject to the state of SM2_0. In modes 2 and 3, RI_0 is set after the last sample of RB8_0. This bit must be manually cleared by software.

Serial Data Buffer 0 (SBUFO)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SFR $99_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |

[^1]SPI Control (SPICON) (SERSEL bit determines SPICON control)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $9 A_{H}$ | SBIT3 | SBIT2 | SBIT1 | SBIT0 | ORDER | CPHA | ESS | CPOL | $00_{H}$ |

## SBIT3-0 Serial Bit Count. Number of bits transferred (read only).

| SBIT3:0 | COUNT |
| :---: | :---: |
| $0 \times 00$ | 0 |
| $0 \times 01$ | 1 |
| $0 \times 03$ | 2 |
| $0 \times 02$ | 3 |
| $0 \times 06$ | 4 |
| $0 \times 07$ | 5 |
| $0 \times 05$ | 6 |
| $0 \times 04$ | 7 |
| $0 \times 0 \mathrm{C}$ | 8 |

ORDER Set Bit Order for Transmit and Receive.
bit 3 0: Most Significant Bits First
1: Least Significant Bits First
CPHA Serial Clock Phase Control.
bit $2 \quad 0:$ Valid data starting from half SCK period before the first edge of SCK
1: Valid data starting from the first edge of SCK
ESS Enable Slave Select.
bit $1 \quad 0: \overline{\mathrm{SS}}$ (P1.4) is configured as a general-purpose I/O (default).
1: $\overline{\mathrm{SS}}(\mathrm{P} 1.4)$ is configured as $\overline{\mathrm{SS}}$ for SPI mode. DOUT (P1.2) drives when $\overline{\mathrm{SS}}$ is low, and DOUT (P1.2) is highimpedance when $\overline{\mathrm{SS}}$ is high.
CPOL Serial Clock Polarity.
bit 0
0: SCK idle at logic LOW
1: SCK idle at logic HIGH
$1^{2}$ C Control (I2CCON) (SERSEL bit determines I2CCON control)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | 0 | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $9 A_{H}$ | SBIT3 | SBIT2 | SBIT1 | SBIT0 | STOP | START | DCS | CNTSEL | $0^{H}$ |

STOP Stop-Bit Status.

SBIT3-0 bits 7-4
bit 3

START
bit 2

Serial Bit Count. Number of bits transferred (read only).

| SBIT3:0 | COUNT |
| :---: | :---: |
| $0 \times 00$ | 0 |
| $0 \times 01$ | 1 |
| $0 \times 03$ | 2 |
| $0 \times 02$ | 3 |
| $0 \times 06$ | 4 |
| $0 \times 07$ | 5 |
| $0 \times 05$ | 6 |
| $0 \times 04$ | 7 |
| $0 \times 0 \mathrm{C}$ | 8 |

0: No Stop
1: Stop Condition Received and I2CCNT set (cleared on write to I2CDATA)
Start-Bit Status.
0: No Stop
1: Start or Repeated Start Condition Received and I2CCNT set (cleared on write to I2CDATA)

DCS Disable Serial Clock Stretch.
bit $1 \quad 0$ : Enable SCL Stretch (cleared by firmware or START condition)
1: Disable SCL Stretch
CNTSEL Counter Select.
bit $0 \quad 0:$ Counter IRQ Set for Bit Counter $=8$ (default)
1: Counter IRQ Set for Bit Counter = 1

## SPI Data Register (SPIDATA) / I2C Data Register (I2CDATA)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SFR $9 \mathrm{~B}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |

SPIDATA SPI Data Register. Data for SPI is read from or written to this location. The SPI transmit and receive buffers bits 7-0 are separate registers, but both are addressed at this location.

I2CDATA I2C Data Register. Data for $I^{2} \mathrm{C}$ is read from or written to this location. The $I^{2} \mathrm{C}$ transmit and receive buffers bits 7-0 are separate registers, but both are addressed at this location.

Auxilliary Interrupt Poll (AIPOL)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR A4 $_{H}$ | SECIP | SUMIP | ADCIP | MSECIP | 12 CIP | CNTIP | ALVDIP | Unused | $00_{H}$ |

## SECIP Second System Timer Interrupt Poll (before IRQ masking).

bit $7 \quad 0=$ Seconds System Timer Interrupt Poll Inactive
1 = Seconds System Timer Interrupt Poll Active
SUMIP Accumulator Interrupt Poll (before IRQ masking).
bits $6 \quad 0=$ Accumulator Interrupt Poll Inactive
1 = Accumulator Interrupt Poll Active
ADCIP ADC Interrupt Poll (before IRQ masking).
bits $50=$ ADC Interrupt Poll Inactive
1 = ADC Interrupt Poll Active
MSECIP Millisecond System Timer Interrupt Poll (before IRQ masking).
bits $4 \quad 0=$ Millisecond System Timer Interrupt Poll Inactive
1 = Millisecond System Timer Interrupt Poll Active
I2CIP $\quad I^{2} \mathrm{C}$ Interrupt Poll (before IRQ masking).
bits $3 \quad 0=I^{2} \mathrm{C}$ Interrupt Poll Inactive
$1=I^{2} \mathrm{C}$ Interrupt Poll Active
CNTIP Serial Bit Count Interrupt Poll (before IRQ masking).
bits $2 \quad 0=$ Serial Bit Count Interrupt Poll Inactive
1 = Serial Bit Count Interrupt Poll Active
ALVDIP Analog Low Voltage Detect Interrupt Poll (before IRQ masking).
bits $1 \quad 0=$ Analog Low Voltage Detect Interrupt Poll Inactive
1 = Analog Low Voltage Detect Interrupt Poll Active

Pending Auxiliary Interrupt (PAI)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR A5 $_{\mathrm{H}}$ | 0 | 0 | 0 | 0 | PAl 3 | PAl 2 | PAl 1 | PAlO | $00_{\mathrm{H}}$ |

PAI Pending Auxiliary Interrupt Register. The results of this register can be used as an index to vector to the appropriate bits 3-0 interrupt routine. All of these interrupts vector through address $0033_{\mathrm{H}}$.

| PAI3 | PAI2 | PAI1 | PAI0 | AUXILIARY INTERRUPT STATUS |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | No Pending Auxiliary IRQ |
| 0 | 0 | 0 | 1 | Reserved |
| 0 | 0 | 1 | 0 | Analog Low Voltage Detect IRQ and Possible Lower Priority Pending |
| 0 | 0 | 1 | 1 | I $^{2} \mathrm{C}$ IRQ and Possible Lower Priority Pending |
| 0 | 1 | 0 | 0 | Serial Bit Count Interrupt and Possible Lower Priority Pending |
| 0 | 1 | 0 | 1 | Millisecond System Timer IRQ and Possible Lower Priority Pending |
| 0 | 1 | 1 | 0 | ADC IRQ and Possible Lower Priority Pending |
| 0 | 1 | 1 | 1 | Accumulator IRQ and Possible Lower Priority Pending |
| 1 | 0 | 0 | 0 | Second System Timer IRQ and Possible Lower Priority Pending |

## Auxiliary Interrupt Enable (AIE)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR A6 ${ }_{H}$ | ESEC | ESUM | EADC | EMSEC | EI2C | ECNT | EALV | 0 | $00_{H}$ |

Interrupts are enabled by EICON. 4 (SFR D8 ${ }_{\mathrm{H}}$ ). The other interrupts are controlled by the IE and EIE registers.
ESEC Enable Second System Timer Interrupt (lowest priority auxiliary interrupt).
bit $7 \quad$ Write: Set mask bit for this interrupt; $0=$ masked, $1=$ enabled. Read: Second Timer Interrupt mask.

ESUM Enable Summation Interrupt.
bit $6 \quad$ Write: Set mask bit for this interrupt; $0=$ masked, $1=$ enabled.
Read: Summation Interrupt mask.
EADC Enable ADC Interrupt.
bit $5 \quad$ Write: Set mask bit for this interrupt; $0=$ masked, $1=$ enabled.
Read: ADC Interrupt mask.
EMSEC Enable Millisecond System Timer Interrupt.
bit $4 \quad$ Write: Set mask bit for this interrupt; $0=$ masked, $1=$ enabled.
Read: Millisecond System Timer Interrupt mask.
EI2C Enable $\mathrm{I}^{2} \mathrm{C}$ Start/Stop Bit.
bit $3 \quad$ Write: Set mask bit for this interrupt; $0=$ masked, $1=$ enabled. Read: ${ }^{2}$ C Start/Stop Bit mask.

ECNT Enable Serial Bit Count Interrupt.
bit $2 \quad$ Write: Set mask bit for this interrupt; $0=$ masked, $1=$ enabled. Read: Serial Bit Count Interrupt mask.

EALV Enable Analog Low Voltage Interrupt.
bit 1 Write: Set mask bit for this interrupt; $0=$ masked, $1=$ enabled.
Read: Analog Low Voltage Detect Interrupt mask.

Auxiliary Interrupt Status Register (AISTAT)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $S F R A 7_{H}$ | SEC | SUM | ADC | MSEC | 12 C | CNT | ALVD | 0 | 0 |

SEC Second System Timer Interrupt Status Flag (lowest priority AI).
bit 7 0: SEC Interrupt cleared or masked.
1: SEC Interrupt active (it is cleared by reading SECINT, SFR F9 ${ }_{\mathrm{H}}$ ).
SUM Summation Register Interrupt Status Flag.
bit 6 0: SUM Interrupt cleared or masked.
1: SUM Interrupt active (it is cleared by reading the lowest byte of SUMR0, SFR E2 $2_{\mathrm{H}}$ ).
ADC ADC Interrupt Status Flag.
bit 5 0: ADC Interrupt cleared or masked.
1: ADC Interrupt active (it is cleared by reading the lowest byte of ADRESL, SFR D9 ${ }_{H}$; if active, no new data will be written to the ADC Results registers).
MSEC Millisecond System Timer Interrupt Status Flag.
bit 40 : MSEC Interrupt cleared or masked.
1: MSEC Interrupt active (it is cleared by reading MSINT, SFR FA $H_{H}$ ).
I2C $\quad I^{2}$ C Start/Stop Interrupt Status Flag.
bit $3 \quad 0: 1^{2} \mathrm{C}$ Start/stop Interrupt cleared or masked.
1: $I^{2} \mathrm{C}$ Start/stop Interrupt active (it is cleared by writing to I2CDATA, SFR $9 \mathrm{~B}_{\mathrm{H}}$ ).
CNT CNT Interrupt Status Flag.
bit 2 0: CNT Interrupt cleared or masked.
1: CNT Interrupt active (it is cleared by reading from or writing to SPIDATA/I2CDATA, SFR 9B ${ }_{H}$ ).
ALVD Analog Low Voltage Detect Interrupt Status Flag.
bit 1 0: ALVD Interrupt cleared or masked.
1: ALVD Interrupt active (cleared in HW if $A V_{D D}$ exceeds ALVD threshold).
NOTE: If an interrupt is masked, the status can be read in AIPOL, SFR A4 ${ }_{H}$.

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR A8 $_{\mathrm{H}}$ | EA | 0 | 0 | ES0 | ET1 | EX1 | ET0 | EX0 |  |

## Interrupt Enable (IE)

EA Global Interrupt Enable. This bit controls the global masking of all interrupts except those in AIE (SFR A6 ${ }_{H}$ ).
bit $7 \quad 0$ : Disable interrupt sources. This bit overrides individual interrupt mask settings for this register.
1: Enable all individual interrupt masks. Individual interrupts in this register will occur if enabled.
ESO Enable Serial port 0 interrupt. This bit controls the masking of the serial Port 0 interrupt.
bit $4 \quad 0$ : Disable all serial Port 0 interrupts.
1: Enable interrupt requests generated by the RI_0 (SCON0.0, SFR 98 ${ }_{\mathrm{H}}$ ) or TI_0 (SCON0.1, SFR 98 ${ }_{\mathrm{H}}$ ) flags.
ET1 Enable Timer 1 Interrupt. This bit controls the masking of the Timer 1 interrupt.
bit 30 : Disable Timer 1 interrupt.
1: Enable interrupt requests generated by the TF1 flag (TCON.7, SFR 88 ${ }_{H}$ ).
EX1 Enable External Interrupt 1. This bit controls the masking of external interrupt 1.
bit 2 0: Disable external interrupt 1.
1: Enable interrupt requests generated by the $\overline{\mathrm{NT} 1}$ pin.
ETO Enable Timer 0 Interrupt. This bit controls the masking of the Timer 0 interrupt.
bit 1 0: Disable all Timer 0 interrupts.
1: Enable interrupt requests generated by the TFO flag (TCON.5, SFR 88 ${ }_{H}$ ).
EXO Enable External Interrupt 0. This bit controls the masking of external interrupt 0.
bit $0 \quad 0$ : Disable external interrupt 0.
1: Enable interrupt requests generated by the $\overline{\mathrm{INTO}}$ pin.

Port 1 Data Direction Low Register (P1DDRL)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{SFR} \mathrm{AE}_{\mathrm{H}}$ | P 13 H | P 13 L | P 12 H | P 12 L | P 11 H | P 11 L | P 10 H | P 10 L | $0 \mathrm{H}_{\mathrm{H}}$ |

P1.3 Port 1 bit 3 control.
bits 7-6

| P13H | P13L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

P1.2 Port 1 bit 2 control.
bits 5-4

| P12H | P12L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

P1.1 Port 1 bit 1 control.
bits 3-2

| P11H | P11L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

P1.0 Port 1 bit 0 control.
bits 1-0

| P10H | P10L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

Port 1 Data Direction High Register (P1DDRH)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{SFR} \mathrm{AF}_{\mathrm{H}}$ | P 17 H | P 17 L | P 16 H | P 16 L | P 15 H | P 15 L | P 14 H | P 14 L |  |

P1.7

## Port 1 bit 7 control.

bits 7-6

| P17H | P17L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

P1.6
Port 1 bit 6 control.
bits 5-4

| P16H | P16L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

P1.5
bits 3-2

| P15H | P15L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

P1.4
Port 1 bit 4 control.
bits 1-0

| $\mathbf{P 1 4 H}$ | P14L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

Port 3 (P3)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR B0 $_{\mathrm{H}}$ | P 3.7 | P 3.6 | P 3.5 | P 3.4 | P 3.3 | P 3.2 | P 3.1 | P 3.0 |  |
|  |  | SCKSCL/CLKS | T 1 | T 0 | $\frac{\mathrm{FF}}{\mathrm{H}}$ |  |  |  |  |

P3.7-0 General-Purpose I/O Port 3. This register functions as a general-purpose I/O port. In addition, all the pins have bits 7-0 an alternative function listed below. Each of the functions is controlled by several other SFRs. The associated Port 3 latch bit must contain a logic ' 1 ' before the pin can be used in its alternate function capacity.

SCK/SCL/CLKS Clock Source Select. Refer to PASEL (SFR F2 ${ }_{H}$ ).
bit 6
T1 Timer/Counter 1 External Input. A 1 to 0 transition on this pin will increment Timer 1.
bit 5
T0 Timer/Counter 0 External Input. A 1 to 0 transition on this pin will increment Timer 0.
bit 4
INT1 External Interrupt 1. A falling edge/low level on this pin will cause an external interrupt 1 if enabled.
bit 3
$\overline{\text { INTO }} \quad$ External Interrupt 0 . A falling edge/low level on this pin will cause an external interrupt 0 if enabled.
bit 2
TXDO Serial Port 0 Transmit. This pin transmits the serial Port 0 data in serial port modes 1, 2, 3, and emits the synchronizing clock in serial port mode 0 .

RXDO Serial Port 0 Receive. This pin receives the serial Port 0 data in serial port modes 1, 2, 3, and is a bidirectional
bit 0 data transfer pin in serial port mode 0.

Port 3 Data Direction Low Register (P3DDRL)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR B3 $_{\mathrm{H}}$ | P 33 H | P 33 L | P 32 H | P 32 L | P 31 H | P 31 L | P 30 H | P 30 L |  |

P3.3 Port 3 bit 3 control.
bits 7-6

| P33H | P33L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

P3.2
bits 5-4

| P32H | P32L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

P3.1 Port 3 bit 1 control.
bits 3-2

| P31H | P31L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

P3.0 Port 3 bit 0 control.
bits 1-0

| P30H | P30L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

Port 3 Data Direction High Register (P3DDRH)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR B4 ${ }_{H}$ | P37H | P37L | P36H | P36L | P35H | P35L | P34H | P34L | $00_{H}$ |

## P3.7 Port 3 bit 7 control.

bits 7-6

| P37H | P37L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

NOTE: Port 3.7 also controlled by $\overline{\mathrm{EA}}$ and Memory Access Control HCR1.1.

## P3.6

Port 3 bit 6 control.
bits 5-4

| P36H | P36L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

NOTE: Port 3.6 also controlled by $\overline{\mathrm{EA}}$ and Memory Access Control HCR1.1.
P3.5 Port 3 bit 5 control.
bits 3-2

| P35H | P35L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

P3.4
Port 3 bit 4 control.
bits 1-0

| P34H | P34L |  |
| :---: | :---: | :--- |
| 0 | 0 | Standard 8051 |
| 0 | 1 | CMOS Output |
| 1 | 0 | Open Drain Output |
| 1 | 1 | Input |

## IDAC Register

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SFR B5 | H |  |  |  |  |  |  |  |  |

IDAC IDAC Register.
bits $7-0 \quad I_{\text {IDAC }}^{\text {OUt }}=\mathrm{IDAC} \cdot 3.8 \mu \mathrm{~A}(\sim 1 \mathrm{~mA}$ full-scale $)$. Setting (PDCON.PDIDAC) will shut down IDAC and float the IDAC pin.
Interrupt Priority (IP)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR B8 $_{\mathrm{H}}$ | 1 | 0 | 0 | PS0 | PT1 | PX1 | PT0 | PX0 | $80_{\mathrm{H}}$ |

PSO Serial Port 0 Interrupt. This bit controls the priority of the serial Port 0 interrupt.
bit $4 \quad 0=$ Serial Port 0 priority is determined by the natural priority order.
$1=$ Serial Port 0 is a high priority interrupt.
PT1 Timer 1 Interrupt. This bit controls the priority of the Timer 1 interrupt.
bit $3 \quad 0=$ Timer 1 priority is determined by the natural priority order.
$1=$ Timer 1 priority is a high priority interrupt.
PX1 External Interrupt 1. This bit controls the priority of external interrupt 1.
bit $20=$ External interrupt 1 priority is determined by the natural priority order.
$1=$ External interrupt 1 is a high priority interrupt.
PTO Timer 0 Interrupt. This bit controls the priority of the Timer 0 interrupt.
bit $1 \quad 0=$ Timer 0 priority is determined by the natural priority order.
$1=$ Timer 0 priority is a high priority interrupt.
PXO External Interrupt $\mathbf{0}$. This bit controls the priority of external interrupt 0.
bit $0 \quad 0=$ External interrupt 0 priority is determined by the natural priority order.
$1=$ External interrupt 0 is a high priority interrupt.

Enable Wake Up (EWU) Waking Up from IDLE Mode

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${\text { SFR } \mathrm{Cb}_{\mathrm{H}}}$ | - | - | - | - | - | EWUWDT | EWUEX1 | EWUEX0 | $00_{H}$ |

Auxiliary interrupts will wake up from IDLE. They are enabled with EAI (EICON.5).
EWUWDT Enable Wake Up Watchdog Timer. Wake up using watchdog timer interrupt.
bit $2 \quad 0=$ Don't wake up on watchdog timer interrupt.
$1=$ Wake up on watchdog timer interrupt.
EWUEX1 Enable Wake Up External 1. Wake up using external interrupt source 1.
bit $1 \quad 0=$ Don't wake up on external interrupt source 1.
1 = Wake up on external interrupt source 1.
EWUEXO Enable Wake Up External 0. Wake up using external interrupt source 0.
bit $0 \quad 0=$ Don't wake up on external interrupt source 0 .
$1=$ Wake up on external interrupt source 0 .

## System Clock Divider Register (SYSCLK)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR C7 $_{\mathrm{H}}$ | 0 | 0 | DIVMOD1 | DIVMOD0 | 0 | DIV2 | DIV1 | DIV0 | $00_{H}$ |

## DIVMOD1-0 Clock Divide Mode

bits 5-4 Write:

| DIVMOD | DIVIDE MODE |
| :---: | :--- |
| 00 | Normal mode (default, no divide) |
| 01 | Immediate mode: start divide immediately, return to Normal mode on IDLE wakeup condition or Normal mode write. |
| 10 | Delay mode: same as Immediate mode, except that the mode changes with the millisecond interrupt (MSINT). If MSINT is <br> enabled, the divide will start on the next MSINT and return to normal mode on the following MSINT. If MSINT is not <br> enabled, the divide will start on the next MSINT condition (even if masked) but will not leave the divide mode until the <br> MSINT counter overflows, which follows a wakeup condition. Can exit on Normal mode write. |
| 11 | Manual mode: start divide immediately; exit mode only on write to DIVMOD. |

Read:

| DIVMOD | DIVISION MODE STATUS |
| :---: | :--- |
| 00 | No divide |
| 01 | Divider is in Immediate mode |
| 10 | Divider is in Delay mode |
| 11 | Reserved |

## DIV2-0

bit 2-0
Divide Mode

| DIV | DIVISOR |  |
| :--- | :--- | :--- |
| 000 | Divide by 2 (default) | $\mathrm{f}_{\mathrm{CLK}}=\mathrm{f}_{\mathrm{SYS}} / 2$ |
| 001 | Divide by 4 | $\mathrm{f}_{\mathrm{CLK}}=\mathrm{f}_{\mathrm{SYS}} / 4$ |
| 010 | Divide by 8 | $\mathrm{f}_{\mathrm{fLK}}=\mathrm{f}_{\mathrm{SYS}} / 8$ |
| 011 | Divide by 16 | $\mathrm{f}_{\mathrm{CLK}}=\mathrm{f}_{\mathrm{SYS}} / 16$ |
| 100 | Divide by 32 | $\mathrm{f}_{\mathrm{CLK}}=\mathrm{f}_{\mathrm{SYS}} / 32$ |
| 101 | Divide by 1024 | $\mathrm{f}_{\mathrm{CLK}}=\mathrm{f}_{\mathrm{SYS}} / 1024$ |
| 110 | Divide by 2048 | $\mathrm{f}_{\mathrm{CLK}}=\mathrm{f}_{\mathrm{SYS}} / 2048$ |
| 111 | Divide by 4096 | $\mathrm{f}_{\mathrm{CLK}}=\mathrm{f}_{\mathrm{SYS}} / 4096$ |

Program Status Word (PSW)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{SFR} \mathrm{D0}$ | H | CY | AC | F 0 | RS 1 | RS 0 | OV | F 1 | P |

CY Carry Flag. This bit is set when the last arithmetic operation resulted in a carry (during addition) or a borrow bit 7 (during subtraction). Otherwise it is cleared to 0 by all arithmetic operations.

Auxiliary Carry Flag. This bit is set to 1 if the last arithmetic operation resulted in a carry into (during addition),

F0 User Flag 0. This is a bit-addressable, general-purpose flag for software control.
bit 5
RS1, RS0 bits 4-3

| RS1 | RS0 | REGISTER BANK | ADDRESS |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | $00_{\mathrm{H}}-07_{\mathrm{H}}$ |
| 0 | 1 | 1 | $08_{\mathrm{H}}-0 \mathrm{~F}_{\mathrm{H}}$ |
| 1 | 0 | 2 | $10_{\mathrm{H}}-17_{\mathrm{H}}$ |
| 1 | 1 | 3 | $18_{\mathrm{H}}-1 \mathrm{~F}_{\mathrm{H}}$ |

OV Overflow Flag. This bit is set to 1 if the last arithmetic operation resulted in a carry (addition), borrow
bit 2 (subtraction), or overflow (multiply or divide). Otherwise it is cleared to 0 by all arithmetic operations.

F1 User Flag 1. This is a bit-addressable, general-purpose flag for software control.
bit 1
P Parity Flag. This bit is set to 1 if the modulo-2 sum of the 8 bits of the accumulator is 1 (odd parity); and bit 0 cleared to 0 on even parity.

ADC Offset Calibration Register Low Byte (OCL)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR D1 ${ }_{H}$ |  |  |  |  |  |  |  | LSB | $00_{H}$ |

OCL ADC Offset Calibration Register Low Byte. This is the low byte of the 24 -bit word that contains the bits 7-0 ADC offset calibration. A value which is written to this location will set the ADC offset calibration value.

ADC Offset Calibration Register Middle Byte (OCM)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Reset Value |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| SFR D2 $_{H}$ |  |  |  |  |  |  |  |  | $00_{\boldsymbol{H}}$ |

OCM
bits 7-0

ADC Offset Calibration Register Middle Byte. This is the middle byte of the 24-bit word that contains the ADC offset calibration. A value which is written to this location will set the ADC offset calibration value.

ADC Offset Calibration Register High Byte (OCH)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR D3 | H | MSB |  |  |  |  |  |  |  |

OCH
bits 7-0

ADC Offset Calibration Register High Byte. This is the high byte of the 24-bit word that contains the ADC offset calibration. A value which is written to this location will set the ADC offset calibration value.

ADC Gain Calibration Register Low Byte (GCL)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR D4 ${ }_{H}$ |  |  |  |  |  |  |  | LSB |  |

GCL ADC Gain Calibration Register Low Byte. This is the low byte of the 24 -bit word that contains the ADC
bits 7-0 gain calibration. A value which is written to this location will set the ADC gain calibration value.

## ADC Gain Calibration Register Middle Byte (GCM)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Reset Value |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| SFR D5 | H |  |  |  |  |  |  |  |  |
| $\mathrm{EC}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |

GCM ADC Gain Calibration Register Middle Byte. This is the middle byte of the 24 -bit word that contains bits 7-0 the ADC gain calibration. A value which is written to this location will set the ADC gain calibration value.

ADC Gain Calibration Register High Byte (GCH)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $6_{H}$ | MSB |  |  |  |  |  |  |  | $5 F_{H}$ |

GCH ADC Gain Calibration Register High Byte. This is the high byte of the 24 -bit word that contains the bits 7-0 ADC gain calibration. A value which is written to this location will set the ADC gain calibration value.

## ADC Multiplexer Register (ADMUX)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR D7 $\mathrm{H}_{\mathrm{H}}$ | INP3 | INP2 | INP1 | INP0 | INN3 | INN2 | INN1 | INN0 | 01 |

INP3-0
bits 7-4
Input Multiplexer Positive Channel. This selects the positive signal input.

| INP3 | INP2 | INP1 | INPO | POSITIVE INPUT |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | AIN0 (default) |
| 0 | 0 | 0 | 1 | AIN1 |
| 0 | 0 | 1 | 0 | AIN2 |
| 0 | 0 | 1 | 1 | AIN3 |
| 0 | 1 | 0 | 0 | AIN4 |
| 0 | 1 | 0 | 1 | AIN5 |
| 0 | 1 | 1 | 0 | AIN6 |
| 0 | 1 | 1 | 1 | AIN7 |
| 1 | 0 | 0 | 0 | AINCOM |
| 1 | 1 | 1 | 1 | Temperature Sensor (Requires ADMUX $\left.=\mathrm{FF}_{\boldsymbol{H}}\right)$ |

INN3-0 Input Multiplexer Negative Channel. This selects the negative signal input.
bits 3-0

| INN3 | INN2 | INN1 | INN0 | NEGATIVE INPUT |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | AIN0 |
| 0 | 0 | 0 | 1 | AIN1 (default) |
| 0 | 0 | 1 | 0 | AIN2 |
| 0 | 0 | 1 | 1 | AIN3 |
| 0 | 1 | 0 | 0 | AIN4 |
| 0 | 1 | 0 | 1 | AIN5 |
| 0 | 1 | 1 | 0 | AIN6 |
| 0 | 1 | 1 | 1 | AIN7 |
| 1 | 0 | 0 | 0 | AINCOM |
| 1 | 1 | 1 | 1 | Temperature Sensor (Requires ADMUX $=\mathrm{FF}_{\mathrm{H}}$ ) |

Enable Interrupt Control (EICON)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR D8 | H | 0 | 1 | EAI | AI | WDTI | 0 | 0 | 0 |
| $40_{H}$ |  |  |  |  |  |  |  |  |  |

EAI Enable Auxiliary Interrupt. The Auxiliary Interrupt accesses nine different interrupts which are masked and
bit 5 identified by SFR registers PAI (SFR A5 ${ }_{H}$ ), AIE (SFR A6 ${ }_{H}$ ), and AISTAT (SFR A7 ${ }_{H}$ ).
$0=$ Auxiliary Interrupt disabled (default).
1 = Auxiliary Interrupt enabled.
AI Auxiliary Interrupt Flag. Al must be cleared by software before exiting the interrupt service routine, bit 4 after the source of the interrupt is cleared. Otherwise, the interrupt occurs again. Setting AI in software generates an Auxiliary Interrupt, if enabled.
$0=$ No Auxiliary Interrupt detected (default).
1 = Auxiliary Interrupt detected.
WDTI Watchdog Timer Interrupt Flag. WDTI must be cleared by software before exiting the interrupt service routine. bit 3 Otherwise, the interrupt occurs again. Setting WDTI in software generates a watchdog time interrupt, if enabled. The Watchdog timer can generate an interrupt or reset. The interrupt is available only if the reset action is disabledin HCRO. $0=$ No Watchdog Timer Interrupt Detected (default).
1 = Watchdog Timer Interrupt Detected.
ADC Results Register Low Byte (ADRESL)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR D9 $_{\mathrm{H}}$ |  |  |  |  |  |  |  | LSB |  |

ADRESL The ADC Results Low Byte. This is the low byte of the 24 -bit word that contains the ADC bits 7-0 Results. Reading from this register clears the ADC interrupt; however, AI in EICON (SFR D8) must also be cleared.

ADC Results Register Middle Byte (ADRESM)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| ${\text { SFR } \mathrm{DA}_{H}}$ |  |  |  |  |  |  |  | $0 \mathrm{H}_{\mathrm{H}}$ |  |

ADRESM The ADC Results Middle Byte. This is the middle byte of the 24 -bit word that contains the ADC bits 7-0 Results.

## ADC Results Register High Byte (ADRESH)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${\text { SFR } \mathrm{DB}_{\mathrm{H}}}^{\text {MSB }}$ |  |  |  |  |  |  | $0 \mathrm{H}_{\mathrm{H}}$ |  |  |

ADRESH The ADC Results High Byte. This is the high byte of the 24 -bit word that contains the ADC bits 7-0 Results.

ADC Control Register 0 (ADCONO)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR DC $_{H}$ | - | BOD | EVREF | VREFH | EBUF | PGA2 | PGA1 | PGAO |  |

BOD Burnout Detect. When enabled this connects a positive current source to the positive channel and a negative current bit 6 source to the negative channel. If the channel is open circuit then the ADC results will be full-scale (buffer must be enabled). $0=$ Burnout Current Sources Off (default).
$1=$ Burnout Current Sources On.
EVREF Enable Internal Voltage Reference. If an external voltage reference is used, the internal voltage reference should bit 5 be disabled.
$0=$ Internal Voltage Reference Off.
1 = Internal Voltage Reference On (default).
VREFH Voltage Reference High Select. The internal voltage reference can be selected to be 2.5 V or 1.25 V .
bit $4 \quad 0=$ REFOUT/REFIN + is 1.25 V .
1 = REFOUT/REFIN+ is 2.5 V (default).
EBUF Enable Buffer. Enable the input buffer to provide higher input impedance but limits the input voltage range and bit 3 dissipates more power.
$0=$ Buffer disabled (default).
1 = Buffer enabled.
PGA2-0 Programmable Gain Amplifier. Sets the gain for the PGA from 1 to 128.
bits 2-0

| PGA2 | PGA1 | PGA0 | GAIN |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 (default) |
| 0 | 0 | 1 | 2 |
| 0 | 1 | 0 | 4 |
| 0 | 1 | 1 | 8 |
| 1 | 0 | 0 | 16 |
| 1 | 0 | 1 | 32 |
| 1 | 1 | 0 | 64 |
| 1 | 1 | 1 | 128 |

ADC Control Register 1 (ADCON1)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $D_{\text {H }}$ | OF_UF | POL | SM1 | SM0 | - | CAL2 | CAL1 | CALO | $\times 0000000_{\text {B }}$ |

OF_UF Overflow/Underflow. If this bit is set, the data in the summation register is invalid. Either an overflow or an bit 7 underflow occurred. The bit is cleared by writing a 0 to it.
POL Polarity. Polarity of the ADC result and Summation register.
bit $60=$ Bipolar.
1 = Unipolar.

| POL | ANALOG INPUT | DIGITAL OUTPUT |
| :---: | :---: | :---: |
| $\mathbf{0}$ | +FSR | $0 \times 7 F F F F F$ |
|  | ZERO | $0 \times 000000$ |
|  | -FSR | $0 \times 800000$ |
|  | +FSR | $0 \times F F F F F F$ |
|  | ZERO | $0 \times 000000$ |
|  | -FSR | $0 \times 000000$ |

SM1-0 Settling Mode. Selects the type of filter or auto select which defines the digital filter settling characteristics.
bits 5-4

| SM1 | SM0 | SETTLING MODE |
| :---: | :---: | :--- |
| 0 | 0 | Auto |
| 0 | 1 | Fast Settling Filter |
| 1 | 0 | Sinc $^{2}$ Filter |
| 1 | 1 | Sinc $^{3}$ Filter |

CAL2-0 Calibration Mode Control Bits. Writing to this register initiates calibration.
bits 2-0

| CAL2 | CAL1 | CALO | CALIBRATION MODE |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | No Calibration (default) |
| 0 | 0 | 1 | Self Calibration, Offset and Gain |
| 0 | 1 | 0 | Self Calibration, Offset Only |
| 0 | 1 | 1 | Self Calibration, Gain Only |
| 1 | 0 | 0 | System Calibration, Offset Only |
| 1 | 0 | 1 | System Calibration, Gain Only |
| 1 | 1 | 0 | Reserved |
| 1 | 1 | 1 | Reserved |

Read Value- $000_{B}$.
ADC Control Register 2 (ADCON2)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR DE $_{H}$ | DR7 | DR6 | DR5 | DR4 | DR3 | DR2 | DR1 | DR0 | $1 B_{H}$ |

DR7-0 Decimation Ratio LSB (refer to ADCON3, SFR DF ${ }_{\mathrm{H}}$ ).
bits 7-0
ADC Control Register 3 (ADCON3)

bits 2-0
Accumulator (A or ACC)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR E0 $\mathrm{H}_{\mathrm{H}}$ | ACC. 7 | ACC. 6 | ACC. 5 | ACC. 4 | ACC. 3 | ACC. 2 | ACC. 1 | ACC. 0 |  |

ACC.7-0 Accumulator. This register serves as the accumulator for arithmetic and logic operations.
bits 7-0
Summation/Shifter Control (SSCON)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR E1 ${ }_{H}$ | SSCON1 | SSCON0 | SCNT2 | SCNT1 | SCNT0 | SHF2 | SHF1 | SHF0 | $00_{H}$ |

The Summation register is powered down when the ADC is powered down. If all zeroes are written to this register the 32-bit SUMR3-0 registers will be cleared. The Summation registers will do sign extend if Bipolar is selected in ADCON1.

SSCON1-0 Summation/Shift Control.
bits 7-6

| SSCON1 | SSCONO | SCNT2 | SCNT1 | SCNT0 | SHF2 | SHF1 | SHF0 | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Clear Summation Register |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | CPU Summation on Write to SUMR0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | CPU Subtraction on Write to SUMR0 |
| 1 | 0 | x | x | x | Note (1) | Note (1) | Note (1) | CPU Shift Only |
| 0 | 1 | Note (1) | Note (1) | Note (1) | x | x | x | ADC Summation Only |
| 1 | 1 | Note (1) | Note (1) | Note (1) | Note (1) | Note (1) | Note (1) | ADC Summation Completes then Shift Completes |

NOTES: (1) Refer to register bit definition.
SCNT2-0 Summation Count. When the summation is complete an interrupt will be generated unless masked. Reading the bits 5-3 SUMR0 register clears the interrupt.

| SCNT2 | SCNT1 | SCNTO | SUMMATION COUNT |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 2 |
| 0 | 0 | 1 | 4 |
| 0 | 1 | 0 | 8 |
| 0 | 1 | 1 | 16 |
| 1 | 0 | 0 | 32 |
| 1 | 0 | 1 | 64 |
| 1 | 1 | 0 | 128 |
| 1 | 1 | 1 | 256 |

SHF2-0 Shift Count.
bits 2-0

| SHF2 | SHF1 | SHF0 | SHIFT | DIVIDE |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 2 |
| 0 | 0 | 1 | 2 | 4 |
| 0 | 1 | 0 | 3 | 8 |
| 0 | 1 | 1 | 4 | 16 |
| 1 | 0 | 0 | 5 | 32 |
| 1 | 0 | 1 | 6 | 64 |
| 1 | 1 | 0 | 7 | 128 |
| 1 | 1 | 1 | 8 | 256 |

## Summation Register 0 (SUMRO)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR E2 $_{H}$ |  |  |  |  |  |  |  | LSB |  |

SUMRO Summation Register 0. This is the least significant byte of the 32 -bit summation register or bits 0 to 7 . bits 7-0 Write: will cause values in SUMR3-0 to be added to or subtracted from the summation register.

Read: will clear the Summation Interrupt.
Summation Register 1 (SUMR1)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SFR E3 $\mathrm{H}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |

SUMR1 Summation Register 1. This is the most significant byte of the lowest 16 bits of the summation register or bits 8-15.

## bits 7-0

Summation Register 2 (SUMR2)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR E4 $_{H}$ |  |  |  |  |  |  |  | $0 H_{H}$ |  |

SUMR2
Summation Register 2. This is the most significant byte of the lowest 24 bits of the summation register or bits 16-23.
bits 7-0
Summation Register 3 (SUMR3)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR E5 | H | MSB |  |  |  |  |  |  |  |

SUMR3 Summation Register 3. This is the most significant byte of the 32-bit summation register or bits 24-31.
bits 7-0

Offset DAC Register (ODAC)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR E6 $_{\mathrm{H}}$ |  |  |  |  |  |  |  |  | $00_{\mathrm{H}}$ |

ODAC Offset DAC Register. This register will shift the input by up to half of the ADC full-scale input range. The offset bit7-0 DAC value is summed with the ADC input prior to conversion. Writing $00_{\mathrm{H}}$ or $80_{\mathrm{H}}$ to ODAC turns off the Offset DAC.
bit $7 \quad$ Offset DAC Sign bit.
$0=$ Positive
1 = Negative
bit 6-0

$$
\text { Offset }=\frac{-V_{\text {REF }}}{2 \cdot P G A} \cdot\left(\frac{\text { ODAC }[6: 0]}{127}\right) \cdot(-1)^{\text {bit } 7}
$$

NOTE: ODAC cannot be used to offset the input so that the buffer can be used for AGND signals.

## Low Voltage Detect Control (LVDCON)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR E7 $_{\mathrm{H}}$ | ALVDIS | 0 | 0 | 0 | 1 | 1 | 1 | $\mathbf{1}$ | $8 \mathrm{~F}_{\mathrm{H}}$ |

## ALVDIS Analog Low Voltage Detect Disable.

bit $7 \quad 0=$ Enable Detection of Low Analog Supply Voltage (ALVD interrupt set when AVDD $<2.8 \mathrm{~V}$ ).
$1=$ Disable Detection of Low Analog Supply Voltage.

## Extended Interrupt Enable (EIE)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR E8 ${ }_{H}$ | 1 | 1 | 1 | EWDI | EX5 | EX4 | EX3 | EX2 | $\mathrm{E} 0_{H}$ |

EWDI Enable Watchdog Interrupt. This bit enables/disables the watchdog interrupt. The Watchdog timer is enabled by the WDTCON (SFR FF ${ }_{H}$ ) and PDCON (SFR F1 ${ }_{H}$ ) registers.
bit $4 \quad 0=$ Disable the Watchdog Interrupt
$1=$ Enable Interrupt Request Generated by the Watchdog Timer
EX5 External Interrupt 5 Enable. This bit enables/disables external interrupt 5.
bit $3 \quad 0=$ Disable External Interrupt 5
1 = Enable External Interrupt 5
EX4 External Interrupt 4 Enable. This bit enables/disables external interrupt 4.
bit $2 \quad 0$ = Disable External Interrupt 4
1 = Enable External Interrupt 4
EX3 External Interrupt 3 Enable. This bit enables/disables external interrupt 3.
bit $1 \quad 0=$ Disable External Interrupt 3
1 = Enable External Interrupt 3
EX2 External Interrupt 2 Enable. This bit enables/disables external interrupt 2.
bit $0 \quad 0=$ Disable External Interrupt 2
1 = Enable External Interrupt 2

Hardware Product Code Register 0 (HWPCO)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR E9 ${ }_{\text {H }}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | MEMORY | 0000_000x ${ }_{\text {B }}$ |

HWPC0.7-0 Hardware Product Code LSB. Read only. bits 7-0

| MEMORY SIZE | MODEL | FLASH MEMORY |
| :---: | :---: | :---: |
| 0 | MSC1200Y2 | 4 kB |
| 1 | MSC1200Y3 | 8 kB |

Hardware Product Code Register 1 (HWPC1)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SFR EA $_{H}$ | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | $20_{H}$ |

HWPC1.7-0 Hardware Product Code MSB. Read only.
bits 7-0

## Hardware Version Register (HWVER)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SFR EB $_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |

Flash Memory Control (FMCON)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR EE $_{\mathrm{H}}$ | 0 | PGERA | 0 | FRCM | 0 | BUSY | 1 | 0 |  |

PGERA Page Erase. Available in both user and program modes.
bit $6 \quad 0=$ Disable Page Erase Mode
1 = Enable Page Erase Mode
FRCM Frequency Control Mode. The bypass is only used for slow clocks to save power.
bit $4 \quad 0=$ Bypass (default)
1 = Use Delay Line. Saves power (Recommended).
BUSY Write/Erase BUSY Signal.
bit $20=$ Idle or Available
1 = Busy

Flash Memory Timing Control Register (FTCON)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | 0 | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR EF $_{\mathrm{H}}$ | FER3 | FER2 | FER1 | FER0 | FWR3 | FWR2 | FWR1 | FWR0 | A5 $_{H}$ |

Refer to Flash Timing Characteristics

FER3-0
bits 7-4

FWR3-0 bits 3-0

Set Erase. Flash Erase Time $=(1+\mathrm{FER}) \cdot(\mathrm{MSEC}+1) \cdot \mathrm{t}_{\mathrm{CLK}}$.
11 ms industrial temperature range.
5 ms commercial temperature range.
Set Write. Flash Write Time $=(1+\mathrm{FWR}) \cdot(\mathrm{USEC}+1) \cdot 5 \cdot \mathrm{t}_{\text {CLK }}$.
$30 \mu \mathrm{~s}$ to $40 \mu \mathrm{~s}$.

## B Register (B)

|  | 7 | 6 | 5 | 4 | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| SFR FO $_{H}$ |  |  |  |  |  |  |  |  | $00_{H}$ |

B
B Register. This register serves as a second accumulator for certain arithmetic operations.
bits 7-0

Power-Down Control Register (PDCON)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR F1 | H | PDICLK | PDIDAC | PDI2C | 0 | PDADC | PDWDT | PDSPI | PDSPI |

Turning peripheral modules off puts the MSC1200 in the lowest power mode.

## PDICLK Internal Clock Control.

bit $7 \quad 0=$ Internal Oscillator and PLL On (Internal Oscillator or PLL mode)
1 = Internal Oscillator and PLL Power Down (External Clock mode)
PDIDAC IDAC Control.
bit $6 \quad 0=$ IDAC On
1 = IDAC Power Down (default)
PDI2C $\quad{ }^{2} \mathrm{C}$ Control.
bit $5 \quad 0=I^{2} \mathrm{C}$ On (only when PDSPI $=1$ )
$1=I^{2} \mathrm{C}$ Power Down (default)
PDADC ADC Control.
bit $3 \quad 0=A D C$ On
$1=A D C, V_{\text {REF }}$, and Summation registers are powered down (default).
PDWDT Watchdog Timer Control.
bit $2 \quad 0=$ Watchdog Timer On
1 = Watchdog Timer Power Down (default)
PDST System Timer Control.
bit $1 \quad 0=$ System Timer On
1 = System Timer Power Down (default)
PDSPI SPI Control.
bit $0 \quad 0=$ SPI System On
1 = SPI System Power Down (default)
$\overline{\text { PSEN }} /$ ALE Select (PASEL)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR F2 ${ }_{H}$ | PSEN4 | PSEN3 | PSEN2 | PSEN1 | PSEN0 | 0 | 0 | 0 |  |

## PSEN4-0

PSEN Mode Select. Defines the output on P3.6 in User Application mode or Serial Flash Programming mode.
bits 7-3 00000: General-Purpose I/O (default)
00001: SYSCLK
00011: Internal $\overline{\text { PSEN }}$ (refer to Figure 3 for timing)
00101: Internal ALE (refer to Figure 3 for timing)
00111: fosc(buffered XIN oscillator clock)
01001: Memory $\overline{\text { WR }}$ (MOVX write)
01011: TO Out (overflow) ${ }^{(1)}$
01101: T1 Out (overflow) ${ }^{(1)}$
01111: $\mathrm{f}_{\text {MOD }}{ }^{(2)}$
10001: SYSCLK/2 (toggles on rising edge) ${ }^{(2)}$
10011: Internal PSEN/2(2)
10101: Internal ALE/2(2)
10111: fosc ${ }^{(2(2)}$
11001: Memory $\overline{\mathrm{WR}} / 2$ (MOVX write) ${ }^{(2)}$
11011: T0 Out/2 (overflow) ${ }^{(2)}$
11101: T1 Out/2 (overflow) ${ }^{(2)}$
11111: $\mathrm{f}_{\text {Mod }} / 2^{(2)}$
NOTES: (1) On period of these signals equal to $\mathrm{t}_{\text {CLK }}$. (2) Duty cycle is $50 \%$.

Phase Lock Loop Low Register (PLLL)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR F4 $4_{H}$ | PLL7 | PLL6 | PLL5 | PLL4 | PLL3 | PLL2 | PLL1 | PLLO | C1 $H_{H}$ |

PLL7-0 PLL Counter Value Least Significant Bit.
bits 7-0

PLL Frequency $=$ External Crystal Frequency $\operatorname{PLL9:0}$

## Phase Lock Loop High Register (PLLH)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR F5 $_{H}$ | CLKSTAT2 | CLKSTAT1 | CLKSTAT0 | PLLLOCK | 0 | 0 | PLL9 | PLL8 |  |

CLKSTAT2-0 Active Clock Status (read only). Derived from HCR2 setting; refer to Table II.
bits 7-5 000: Reserved
001: Reserved
010: Reserved
011: External Clock Mode
100: PLL High-Frequency (HF) Mode (must read PLLLOCK to determine active clock status)
101: PLL Low-Frequency (LF) Mode (must read PLLLOCK to determine active clock status)
110: Internal Oscillator High-Frequency (HF) Mode
111: Internal Oscillator Low-Frequency (LF) Mode
PLLLOCK PLL Lock Status and Status Enable.
bit $4 \quad$ For Write (PLL Lock Status Enable):
0 = No Effect
1 = Enable PLL Lock Detection (must wait 20ms before PLLLOCK read status is valid).
For Read (PLL Lock Status):
$0=$ PLL Not Locked (PLL may be inactive; refer to Table II for active clock mode)
$1=$ PLL Locked (PLL is active clock)
PLL9-8 PLL Counter Value Most Significant 2 Bits (refer to PLLL, SFR F4 ${ }_{H}$ )
bits 1-0
Analog Clock (ACLK)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR F6 $_{H}$ | 0 | FREQ6 | FREQ5 | FREQ4 | FREQ3 | FREQ2 | FREQ1 | FREQ0 |  |

FREQ6-0 Clock Frequency - 1. This value +1 divides the system clock to create the ADC clock.
bits 6-0 $\quad f_{\text {ACLK }}=\frac{f_{\text {CLK }}}{(\text { ACLK }+1)}$, where $f_{\text {CLK }}=\frac{f_{\text {OSC }}}{\text { SYSCLK Divider }}$.
$f_{\text {MOD }}=\frac{f_{\text {ACLK }}}{64}$
ADC Data Rate $=f_{\text {DATA }}=\frac{f_{\text {MOD }}}{\text { DecimationRatio }}$
System Reset Register (SRST)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SFR F7 $_{\mathrm{H}}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | RSTREQ |

RSTREQ Reset Request. Setting this bit to 1 and then clearing to 0 will generate a system reset. bit 0

Extended Interrupt Priority (EIP)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR F8 | H | 1 | 1 | 1 | PWDI | PX5 | PX4 | PX3 | PX2 |

PWDI Watchdog Interrupt Priority. This bit controls the priority of the watchdog interrupt.
bit $4 \quad 0=$ The watchdog interrupt is low priority.
$1=$ The watchdog interrupt is high priority.
PX5 External Interrupt 5 Priority. This bit controls the priority of external interrupt 5.
bit $3 \quad 0=$ External interrupt 5 is low priority.
1 = External interrupt 5 is high priority.
PX4 External Interrupt 4 Priority. This bit controls the priority of external interrupt 4.
bit $20=$ External interrupt 4 is low priority.
1 = External interrupt 4 is high priority.
PX3 External Interrupt 3 Priority. This bit controls the priority of external interrupt 3.
bit $1 \quad 0=$ External interrupt 3 is low priority.
1 = External interrupt 3 is high priority.
PX2 External Interrupt 2 Priority. This bit controls the priority of external interrupt 2.
bit $0 \quad 0=$ External interrupt 2 is low priority.
1 = External interrupt 2 is high priority.
Seconds Timer Interrupt (SECINT)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR F9 $_{\mathrm{H}}$ | WRT | SECINT6 | SECINT5 | SECINT4 | SECINT3 | SECINT2 | SECINT1 | SECINT0 |  |

This system clock is divided by the value of the 16 -bit register MSECH:MSECL. Then that 1 ms timer tick is divided by the register HMSEC which provides the 100 ms signal used by this seconds timer. Therefore, this seconds timer can generate an interrupt which occurs from 100 ms to 12.8 seconds. Reading this register will clear the Seconds Interrupt. This Interrupt can be monitored in the AIE register.

WRT Write Control. Determines whether to write the value immediately or wait until the current count is finished.
bit $7 \quad$ Read $=0$.
$0=$ Delay Write Operation. The SEC value is loaded when the current count expires.
$1=$ Write Immediately. The counter is loaded once the CPU completes the write operation.
SECINT6-0 Seconds Count. Normal operation would use 100 ms as the clock interval.
bits 6-0 Seconds Interrupt $=(1+\mathrm{SEC}) \cdot(\mathrm{HMSEC}+1) \cdot(\mathrm{MSEC}+1) \cdot \mathrm{t}_{\text {CLK }}$.

Milliseconds Interrupt (MSINT)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR FA $_{H}$ | WRT | MSINT6 | MSINT5 | MSINT4 | MSINT3 | MSINT2 | MSINT1 | MSINT0 |  |

The clock used for this timer is the 1 ms clock which results from dividing the system clock by the values in registers MSECH:MSECL. Reading this register will clear MSINT.
WRT Write Control. Determines whether to write the value immediately or wait until the current count is finished. Read $=0$.
bit $7 \quad 0=$ Delay Write Operation. The MSINT value is loaded when the current count expires.
$1=$ Write Immediately. The MSINT counter is loaded once the CPU completes the write operation.
MSINT6-0 Seconds Count. Normal operation would use 1 ms as the clock interval.
bits 6-0 MS Interrupt Interval $=(1+$ MSINT $) \cdot($ MSEC +1$) \cdot t_{\text {CLK }}$

One Microsecond Register (USEC)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR $\mathrm{FB}_{\mathrm{H}}$ | 0 | 0 | FREQ5 | FREQ4 | FREQ3 | FREQ2 | FREQ1 | FREQ0 | $03_{H}$ |

FREQ5-0 Clock Frequency - 1. This value +1 divides the system clock to create a $1 \mu \mathrm{~s}$ Clock.
bits 5-0 USEC = CLK/(FREQ + 1). This clock is used to set Flash write time. See FTCON (SFR EF $\mathrm{H}_{\mathrm{H}}$ ).

One Millisecond Low Register (MSECL)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR FC $_{H}$ | MSECL7 | MSECL6 | MSECL5 | MSECL4 | MSECL3 | MSECL2 | MSECL1 | MSECLO | $9_{H}$ |

MSECL7-0 One Millisecond Low. This value in combination with the next register is used to create a 1 ms Clock.
bits $7-0 \quad 1 \mathrm{~ms}$ Clock $=(\mathrm{MSECH} \cdot 256+\mathrm{MSECL}+1) \bullet \mathrm{t}_{\text {cLk }}$. This clock is used to set Flash erase time. See FTCON (SFR EF $)$.
One Millisecond High Register (MSECH)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${\text { SFR } F D_{H}}^{M S E C H} 7$ | $M S E C H 6$ | $M S E C H 5$ | $M S E C H 4$ | $M S E C H 3$ | $M S E C H 2$ | $M S E C H 1$ | $M S E C H 0$ |  |  |

MSECH7-0 One Millisecond High. This value in combination with the previous register is used to create a 1 ms clock.
bits $7-0 \quad 1 \mathrm{~ms}=(\mathrm{MSECH} \cdot 256+\mathrm{MSECL}+1) \cdot \mathrm{t}_{\text {CLK }}$.

One Hundred Millisecond Register (HMSEC)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR FE $_{H}$ | HMSEC7 | HMSEC6 | HMSEC5 | HMSEC4 | HMSEC3 | HMSEC2 | HMSEC1 | HMSEC0 |  |

HMSEC7-0 One Hundred Millisecond. This clock divides the 1 ms clock to create a 100 ms clock.
bits 7-0 100ms $=($ MSECH $\cdot 256+$ MSECL +1$) \cdot($ HMSEC +1$) \cdot \mathrm{t}_{\text {CLK }}$.

Watchdog Timer Register (WDTCON)

|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR FF $_{\mathrm{H}}$ | EWDT | DWDT | RWDT | WDCNT4 | WDCNT3 | WDCNT2 | WDCNT1 | WDCNT0 |  |

EWDT Enable Watchdog (R/W).
bit 7
Write 1/Write 0 sequence sets the Watchdog Enable Counting bit.
DWDT Disable Watchdog (R/W).
bit $6 \quad$ Write 1/Write 0 sequence clears the Watchdog Enable Counting bit.
RWDT
Reset Watchdog (R/W).
bit 5
Write 1/Write 0 sequence restarts the Watchdog Counter.
WDCNT4-0 Watchdog Count (R/W).
bits 4-0 Watchdog expires in (WDCNT +1 ) HMSEC to (WDCNT +2 ) • HMSEC, if the sequence is not asserted. There is an uncertainty of 1 count.
NOTE: If HCRO. 3 (EWDR) is set and the watchdog timer expires, a system reset is generated. If HCRO.3 (EWDR) is cleared and the watchdog timer expires, an interrupt is generated (see Table VII).

## PACKAGING INFORMATION

| ORDERABLE DEVICE | STATUS(1) | PACKAGE TYPE | PACKAGE DRAWING | PINS | PACKAGE QTY |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MSC1200Y2PFBR | ACTIVE | TQFP | PFB | 48 | 2000 |
| MSC1200Y2PFBT | ACTIVE | TQFP | PFB | 48 | 250 |
| MSC1200Y3PFBR | ACTIVE | TQFP | TQFP | PFB | 48 |
| MSC1200Y3PFBT | ACTIVE | PFB | 48 | 2000 |  |

(1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-026

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. Tl is not responsible or liable for such altered documentation.

Resale of Tl products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. Tl is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

## Products

## Applications

| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| :--- | :--- | :--- | :--- |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
|  |  | Telephony | www.ti.com/telephony |
|  |  | Video \& Imaging | www.ti.com/video |
|  |  | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments<br>Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated


[^0]:    All trademarks are the property of their respective owners.

[^1]:    SBUFO
    Serial Data Buffer 0. Data for Serial Port 0 is read from or written to this location. The serial transmit and bits 7-0 receive buffers are separate registers, but both are addressed at this location.

