SCCS022A - MAY 1994 - REVISED OCTOBER 2001

 Function, Pinout, and Drive Compatible With FCT and F Logic Reduced V_{OH} (Typically = 3.3 V) Versions of Equivalent FCT Functions 	CY54FCT374T D PACKAGE CY74FCT374T P, Q, OR SO PACKAGE (TOP VIEW) $\overline{OE} \begin{bmatrix} 1 & 20 \end{bmatrix} V_{CC}$
 Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics I_{off} Supports Partial-Power-Down Mode 	$\begin{array}{cccc} O_0 \begin{bmatrix} 2 & 19 \end{bmatrix} O_7 \\ D_0 \begin{bmatrix} 3 & 18 \end{bmatrix} D_7 \\ D_1 \begin{bmatrix} 4 & 17 \end{bmatrix} D_6 \\ O_1 \begin{bmatrix} 5 & 16 \end{bmatrix} O_6 \end{array}$
 Operation Matched Rise and Fall Times Fully Compatible With TTL Input and Output Logic Levels 	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
 ESD Protection Exceeds JESD 22 2000-V Human-Body Model (A114-A) 200-V Machine Model (A115-A) 1000-V Charged-Device Model (C101) 	CY54FCT374T L PACKAGE (TOP VIEW)
Edge-Triggered D-Type Inputs	30 [℃] 00
• 250-MHz Typical Switching Rate	
 CY54FCT374T – 32-mA Output Sink Current – 12-mA Output Source Current 	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
 CY74FCT374T 64-mA Output Sink Current 32-mA Output Source Current 	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
• 3-State Outputs	CP 03 CP 04 CP 03

description

The 'FCT374T devices are high-speed, low-power, octal D-type flip-flops, featuring separate D-type inputs for each flip-flop. These devices have 3-state outputs for bus-oriented applications. A buffered clock (CP) and output-enable (OE) inputs are common to all flip-flops. The eight flip-flops in the 'FCT374T store the state of their individual D inputs that meet the setup-time and hold-time requirements on the low-to-high CP transition. When \overline{OE} is low, the contents of the eight flip-flops are available at the outputs. When \overline{OE} is high, the outputs are in the high-impedance state. The state of \overline{OE} does not affect the state of the flip-flops.

These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2001, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SCCS022A - MAY 1994 - REVISED OCTOBER 2001

ORDERING INFORMATION											
TA	PAC	KAGE [†]	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING						
	QSOP – Q	Tape and reel	5.2	CY74FCT374CTQCT	FCT374C						
	SOIC – SO	Tube	5.2	CY74FCT374CTSOC	FCT374C						
	5010 - 50	Tape and reel	5.2	CY74FCT374CTSOCT	FC1374C						
	DIP – P	Tube	6.5	CY74FCT374ATPC	CY74FCT374ATPC						
–40°C to 85°C	QSOP – Q	Tape and reel	6.5	CY74FCT374ATQCT	FCT374A						
	SOIC – SO	Tube	6.5	CY74FCT374ATSOC	FCT374A						
	5010 - 50	Tape and reel	6.5	CY74FCT374ATSOCT	FC1374A						
	QSOP – Q	Tape and reel	10	CY74FCT374TQCT	FCT374						
	SOIC – SO	Tube	10	CY74FCT374TSOC	FCT374						
	5010 - 50	Tape and reel	10	CY74FCT374TSOCT	FC1374						
	CDIP – D	Tube	6.2	CY54FCT374CTDMB							
	LCC – L	Tube	6.2	CY54FCT374CTLMB							
55°C to 105°C	CDIP – D	Tube	7.2	CY54FCT374ATDMB							
–55°C to 125°C	LCC – L	Tube	7.2	CY54FCT374ATLMB							
	CDIP – D	Tube	11	CY54FCT374TDMB							
	LCC – L	Tube	11	CY54FCT374TLMB							

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE


	INPUTS	OUTPUT	
D	СР	OE	0
Н	Ŷ	L	Н
L	Ŷ	L	L
Х	Х	Н	Z

H = High logic level, L = Low logic level,

X = Don't care, Z = High-impedance state,

 \uparrow = Low-to-high clock transition

logic diagram (positive logic)



To Seven Other Channels



SCCS022A - MAY 1994 - REVISED OCTOBER 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range to ground potential DC input voltage range		. –0.5	V to 7 V $\!\!\!\!$
DC output voltage range		. –0.5	V to 7 V
DC output current (maximum sink current/pin)			120 mA
Package thermal impedance, θ_{JA} (see Note 1):	P package		69°C/W
	Q package		68°C/W
	SO package		58°C/W
Ambient temperature range with power applied,	, T _A	–65°C t	to 135°C
Storage temperature range, T _{stg}		–65°C t	to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 2)

		CY54FCT374T			CY	74FCT37	'4T	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
ЮН	High-level output current			-12			-32	mA
IOL	Low-level output current			32			64	mA
Τ _Α	Operating free-air temperature	-55		125	-40		85	°C

NOTE 2: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.



SCCS022A - MAY 1994 - REVISED OCTOBER 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			CY	54FCT37	4T	CY	74FCT37	'4T				
PARAMETER		TEST CONDITION	DNS	MIN	TYP [†]	МАХ	MIN	TYP [†]	MAX	UNIT		
N/	V _{CC} = 4.5 V,	I _{IN} = -18 mA			-0.7	-1.2				V		
VIK	V _{CC} = 4.75 V,	I _{IN} = -18 mA						-0.7	-1.2	v		
	V _{CC} = 4.5 V,	I _{OH} = -12 mA		2.4	3.3							
VOH	V _{CC} = 4.75 V	I _{OH} = -32 mA					2			V		
	VCC = 4.75 V	I _{OH} = -15 mA					2.4	3.3				
Vei	V _{CC} = 4.5 V,	I _{OL} = 32 mA			0.3	0.55				v		
VOL	V _{CC} = 4.75 V,	I _{OL} = 64 mA						0.3	0.55	v		
V _{hys}	All inputs				0.2			0.2		V		
1.	V _{CC} = 5.5 V,	$V_{IN} = V_{CC}$				5				μA		
łı	V _{CC} = 5.25 V,	$V_{IN} = V_{CC}$							5			
I	V _{CC} = 5.5 V,	V _{IN} = 2.7 V				±1				μA		
lΗ	V _{CC} = 5.25 V,	V _{IN} = 2.7 V							±1	μι		
1	V _{CC} = 5.5 V,	V _{IN} = 0.5 V				±1			μΑ			
ΙL	V _{CC} = 5.25 V,	5 V, V _{IN} = 0.5 V							±1	part		
loff	$V_{CC} = 0 V,$	V _{OUT} = 4.5 V				±1			±1	μΑ		
last	V _{CC} = 5.5 V,	V _{OUT} = 0 V		-60	-120	-225				mA		
los‡	V _{CC} = 5.25 V,	V _{OUT} = 0 V					-60	-120	-225	IIIA		
	V _{CC} = 5.5 V,	V _{IN} = 2.7 V				10				μA		
IOZH	V _{CC} = 5.25 V,	V _{IN} = 2.7 V							10	μΛ		
107	V _{CC} = 5.5 V,	V _{IN} = 0.5 V				-10						
IOZL	V _{CC} = 5.25 V,	V _{IN} = 0.5 V							-10	μA		
	V _{CC} = 5.5 V,	$V_{IN} \le 0.2 V$,	$V_{IN} \ge V_{CC} - 0.2 V$		0.1	0.2						
ICC	$V_{CC} = 5.25 V,$	$V_{IN} \leq 0.2 V$,	$V_{IN} \ge V_{CC} - 0.2 V$					0.1	0.2	mA		
Alee	$V_{CC} = 5.5 \text{ V}, V_{IN} = 3.4 \text{ V}^{\$}, f_1 = 0$, Outputs open				0.5	2				mA		
∆ICC	V _{CC} = 5.25 V, V	$V_{CC} = 5.25 \text{ V}, V_{IN} = 3.4 \text{ V}\$, f_1 = 0$, Outputs open						0.5	2			

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

* Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.

§ Per TTL-driven input (V_{IN} = 3.4 V); all other inputs at V_{CC} or GND



SCCS022A - MAY 1994 - REVISED OCTOBER 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

				CY	54FCT37	'4T	CY	74FCT37	4T	
PARAMETER		TEST CONDITIC	NS	MIN	түр†	MAX	MIN	TYP [†]	MAX	UNIT
ICCD¶		itputs open, g at 50% duty cycle IN ^{≥ V} CC − 0.2 V	$\overline{OE} = GND,$		0.06	0.12				mA/
	V_{CC} = 5.25 V, Outputs open, One bit switching at 50% duty cycle, \overline{OE} = GND, $V_{IN} \le 0.2$ V or $V_{IN} \ge V_{CC} - 0.2$ V							0.06	0.12	MHz
		One bit switching at f ₁ = 5 MHz	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$		0.7	1.4				
	$V_{CC} = 5.5 V,$ f ₀ = 10 MHz, <u>Outputs open,</u> $\overline{OE} = GND$	f ₀ = 10 MHz, cycle	$V_{IN} = 3.4 \text{ V or GND}$		1.2	3.4				
		$\overline{OE} = GND$ switching at f ₁ = 2.5 M	U U	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$		1.6	3.2			
		at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		3.9	12.2				mA
IC		One bit switching at f ₁ = 5 MHz	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$					0.7	1.4	ША
	V _{CC} = 5.25 V, f ₀ = 10 MHz,	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$					1.2	3.4	
	Outputs open, OE = GND	Outputs open, Eight bits V_{II}	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$					1.6	3.2	
		at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$					3.9	12.2	
Ci					5	10		5	10	pF
Co					9	12		9	12	pF

[†] Typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

¶ This parameter is derived for use in total power-supply calculations.

[#] IC = ICC + Δ ICC × D_H × N_T + I_{CCD} (f₀/2 + f₁ × N₁)

Where:

IC = Total supply current

ICC = Power-supply current with CMOS input levels

 ΔI_{CC} = Power-supply current for a TTL high input (V_{IN} = 3.4 V)

 D_{H} = Duty cycle for TTL inputs high

 N_T = Number of TTL inputs at D_H

I_{CCD} = Dynamic current caused by an input transition pair (HLH or LHL)

 f_0 = Clock frequency for registered devices, otherwise zero

f₁ = Input signal frequency

 N_1 = Number of inputs changing at f_1

All currents are in milliamperes and all frequencies are in megahertz.

Il Values for these conditions are examples of the I_{CC} formula.



SCCS022A - MAY 1994 - REVISED OCTOBER 2001

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		CY54FCT374T		CT374T CY54FCT374AT		CY54FCT374CT		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration, CP high or low	7		6		6		ns
t _{su}	Setup time, data before CP1	2		2		2		ns
t _h	Hold time, data after CP↑	1.5		1.5		1.5		ns

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		CY74FCT374T		74T CY74FCT374AT		CY74FCT374CT		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration, CP high or low	7		5		5		ns
t _{su}	Setup time, data before CP1	2		2		2		ns
t _h	Hold time, data after CP↑	1.5		1.5		1.5		ns

switching characteristics over operating free-air temperature range (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	CY54FC	CY54FCT374T		CY54FCT374AT		CY54FCT374CT	
PARAMETER			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	СР	0	2	11	2	7.2	2	6.2	
^t PHL			2	11	2	7.2	2	6.2	ns
^t PZH	ŌĒ	OE O	1.5	14	1.5	7.5	1.5	6.2	20
^t PZL			1.5	14	1.5	7.5	1.5	6.2	ns
^t PHZ	ŌĒ	0	1.5	8	1.5	6.5	1.5	5.7	
t _{PLZ}		0	1.5	8	1.5	6.5	1.5	5.7	ns

switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CY74FC	CY74FCT374T		CY74FCT374AT		CY74FCT374CT	
PARAMETER			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	СР	0	2	10	2	6.5	2	5.2	ns
^t PHL			2	10	2	6.5	2	5.2	115
^t PZH	ŌĒ	OE O	1.5	12.5	1.5	6.5	1.5	5.5	
^t PZL			1.5	12.5	1.5	6.5	1.5	5.5	ns
^t PHZ	OE	0	1.5	8	1.5	5.5	1.5	5	
^t PLZ	UE	0	1.5	8	1.5	5.5	1.5	5	ns



SCCS022A - MAY 1994 - REVISED OCTOBER 2001



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2001, Texas Instruments Incorporated