


SCCS022 - May 1994 - Revised February 2000

8-Bit Registers


Features

- Function, pinout, and drive compatible with FCT and F logic
- FCT-C speed at 5.2 ns max. (Com'l) FCT-A speed at 6.5 ns max. (Com'l)
- Reduced V_{OH} (typically = 3.3V) versions of equivalent **FCT functions**
- · Edge-rate control circuitry for significantly improved noise characteristics
- · Power-off disable feature


- · Matched rise and fall times
- Fully compatible with TTL input and output logic levels
- ESD > 2000V
- Extended commercial range of -40°C to +85°C
- 64 mA (Com'l), 32 mA (Mil) 32 mA (Com'l), 12 mA (Mil) Sink Current **Source Current**
- Edge-triggered D-type inputs
- 250 MHz typical toggle rate



Pin Configurations



Logic Symbol





Functional Description

The FCT374T and FCT574T are high-speed low-power octal D-type flip-flops featuring separate D-type inputs for each flip-flop. Both devices have three-state outputs for bus oriented applications. A buffered clock (CP) and output enable (OE) are common to all flip-flops. The FCT574T is identical to FCT374T except for flow-through pinout to simplify board design. The eight flip-flops contained in the FCT374T and FCT574T will store the state of their individual D inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (CP) transition. When OE is LOW, the contents of the eight flip-flops are available at the outputs. When $\overline{\text{OE}}$ is HIGH, the outputs will be in the high-impedance state. The state of output enable does not affect the state of the flip-flops.

The outputs are designed with a power-off disable feature to allow for live insertion of boards.

Function Table^[1]

	Inputs	Outputs	
D	СР	0	
Н		L	Н
L	I	L	L
Х	X	Н	Z

Maximum Ratings^[2, 3]

(Above which the useful life may be impallines, not tested.)	ired. For user guide
Storage Temperature	65°C to +150°C
Ambient Temperature with Power Applied	–65°C to +135°C
Supply Voltage to Ground Potential	0.5V to +7.0V
DC Input Voltage	0.5V to +7.0V
DC Output Voltage	0.5V to +7.0V
DC Output Current (Maximum Sink Curre	ent/Pin) 120 mA
Power Dissipation	0.5W
Static Discharge Voltage(per MIL-STD-883, Method 3015)	

Operating Range

Range	Range	Ambient Temperature	v _{cc}
Commercial	T, AT, CT	–40°C to +85°C	5V ± 5%
Military ^[4]	All	–55°C to +125°C	5V ± 10%

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Condition	ıs	Min.	Typ . ^[5]	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} =Min., I _{OH} =–32 mA	Com'l	2.0			V
		V _{CC} =Min., I _{OH} =–15 mA	Com'l	2.4	3.3		V
		V _{CC} =Min., I _{OH} =–12 mA	Mil	2.4	3.3		V
V _{OL}	Output LOW Voltage	V _{CC} =Min., I _{OL} =64 mA	Com'l		0.3	0.55	V
		V _{CC} =Min., I _{OL} =32 mA	Mil		0.3	0.55	V
V _{IH}	Input HIGH Voltage			2.0			V
V _{IL}	Input LOW Voltage					0.8	V
V_{H}	Hysteresis ^[6]	All inputs			0.2		V
V _{IK}	Input Clamp Diode Voltage	V _{CC} =Min., I _{IN} =–18 mA			-0.7	-1.2	V
I _I	Input HIGH Current	V _{CC} =Max., V _{IN} =V _{CC}				5	μΑ
I _{IH}	Input HIGH Current	V _{CC} =Max., V _{IN} =2.7V				±1	μΑ
I _{IL}	Input LOW Current	V _{CC} =Max., V _{IN} =0.5V				±1	μΑ
I _{OZH}	Off State HIGH-Level Output Current	$V_{CC} = Max., V_{OUT} = 2.7V$				10	μА
I _{OZL}	Off State LOW-Level Output Current	$V_{CC} = Max., V_{OUT} = 0.5V$				-10	μА
Ios	Output Short Circuit Current ^[7]	V _{CC} =Max., V _{OUT} =0.0V		-60	-120	-225	mA
I _{OFF}	Power-Off Disable	V _{CC} =0V, V _{OUT} =4.5V				±1	μΑ

Notes:

- H = HIGH Voltage Level. L = LOW Voltage Level X = Don't Care Z = HIGH Impedance = LOW-to-HIGH clock transition
- Unless otherwise noted, these limits are over the operating free-air temperature range. Unused inputs must always be connected to an appropriate logic voltage level, preferably either V_{CC} or ground.
- T_A is the "instant on" case temperature.
- Typical values are at V_{CC} =5.0 \dot{V} , T_A =+25 $^{\circ}$ C ambient.
- This parameter is specified but not tested.

 Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameters tests. In any sequence of parameter tests, I_{OS} tests should be performed last.



Capacitance^[2]

Parameter	Description	Typ. ^[5]	Max.	Unit
C _{IN}	Input Capacitance	5	10	pF
C _{OUT}	Output Capacitance	9	12	pF

Power Supply Characteristics

Parameter	Description	Test Conditions	Typ. ^[5]	Max.	Unit
Icc	Quiescent Power Supply Current	V _{CC} =Max., V _{IN} ≤0.2V, V _{IN} ≥V _{CC} -0.2V	0.1	0.2	mA
Δl _{CC}	Quiescent Power Supply Current (TTL inputs HIGH)	V _{CC} =Max., V _{IN} =3.4V, ^[8] f ₁ =0, Outputs Open	0.5	2.0	mA
I _{CCD}	Dynamic Power Supply Current ^[9]	V _{CC} =Max., One Bit Toggling, 50% Duty Cycle, Outputs Open, OE=GND, V _{IN} ≤0.2V or V _{IN} ≥V _{CC} −0.2V	0.06	0.12	mA/MHz
I _C	Total Power Supply Current ^[10]	$V_{CC}=Max.$, $f_0=10$ MHz, 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_1=5$ MHz, $\overline{OE}=GND$, $V_{IN}\leq 0.2V$ or $V_{IN}\geq V_{CC}=0.2V$	0.7	1.4	mA
		V _{CC} =Max., f ₀ =10 MHz, 50% Duty Cycle, Outputs Open, One Bit Toggling at f ₁ =5 MHz, $\overline{\text{OE}}$ =GND, V _{IN} =3.4V or V _{IN} =GND	1.2	3.4	mA
		V _{CC} =Max., f ₀ =10 MHz, 50% Duty Cycle, Outputs Open, Eight Bits Toggling at f ₁ =2.5 MHz, OE=GND, V _{IN} ≤0.2V or V _{IN} ≥V _{CC} -0.2V	1.6	3.2 ^[11]	mA
		V _{CC} =Max., f ₀ =10 MHz, 50% Duty Cycle, Outputs Open, Eight Bits Toggling at f ₁ =2.5 MHz, OE=GND, V _{IN} =3.4V or V _{IN} =GND	3.9	12.2 ^[11]	mA

Notes:

- 8. Per TTL driven input (V_{IN} =3.4V); all other inputs at V_{CC} or GND.
- Per TTL driven input (V_{IN} =3.4V); all other inputs at V_{CC} or GND.

 This parameter is not directly testable, but is derived for use in Total Power Supply calculations. $|_{C}|_{C} = |_{QUIESCENT} + |_{INPUTS} + |_{DYNAMIC}|_{C}$ $|_{C} = |_{CC} + \Delta |_{CC} D_{H} N_{T} + |_{CC} D_{H} D_{T} + |_{CC} D_{T} D_{T} D_{T} + |_{CC} D_{T} D$
- f₀ = Clock frequency for registered devices, otherwise zero
 f₁ = Input signal frequency
 N₁ = Number of inputs changing at f₁
 All currents are in milliamps and all frequencies are in megahertz.

 11. Values for these conditions are examples of the I_{CC} formula. These limits are specified but not tested.



Switching Characteristics^[12] Over the Operating Range

		FCT374T/FCT574T			•	FCT374AT/FCT574AT					
		Milit	ary	Comm	ercial	Milit	ary	Comm	ercial		Fig.
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Fig. No. ^[13]
t _{PLH} t _{PHL}	Propagation Delay Clock to Output	2.0	11.0	2.0	10.0	2.0	7.2	2.0	6.5	ns	1, 5
t _{PZH} t _{PZL}	Output Enable Time	1.5	14.0	1.5	12.5	1.5	7.5	1.5	6.5	ns	1, 7, 8
t _{PHZ} t _{PLZ}	Output Disable Time	1.5	8.0	1.5	8.0	1.5	6.5	1.5	5.5	ns	1, 7, 8
t _S	Set-Up Time HIGH or LOW D to CP	2.0		2.0		2.0		2.0		ns	4
t _H	Hold Time HIGH or LOW D to CP	1.5		1.5		1.5		1.5		ns	4
t _W	Clock Pulse Width ^[14] HIGH or LOW	7.0		7.0		6.0		5.0		ns	5

		FCT374CT/FCT574CT			Т		
		Military Commercial			Fig.		
Parameter	Description	Min.	Max.	Min.	Max.	Unit	Fig. No. ^[13]
t _{PLH} t _{PHL}	Propagation Delay Clock to Output	2.0	6.2	2.0	5.2	ns	1, 5
t _{PZH}	Output Enable Time	1.5	6.2	1.5	5.5	ns	1, 7, 8
t _{PHZ} t _{PLZ}	Output Disable Time	1.5	5.7	1.5	5.0	ns	1, 7, 8
t _S	Set-Up Time, HIGH or LOW D to CP	2.0		2.0		ns	4
t _H	Hold Time, HIGH or LOW D to CP	1.5		1.5		ns	4
t _W	Clock Pulse Width ^[14] HIGH or LOW	6.0		5.0		ns	5

Notes:

Minimum limits are specified but not tested on Propagation Delays.
 See "Parameter Measurement Information" in the General Information section.
 With one data channel toggling, t_W(L)=t_W(H)=4.0 ns and t_r=t_r=1.0 ns.



Ordering Information—FCT374T

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
5.2	CY74FCT374CTQCT	Q5	20-Lead (150-Mil) QSOP	Commercial
	CY74FCT374CTSOC/SOCT	S5	20-Lead (300-Mil) Molded SOIC	
6.2	CY54FCT374CTDMB	D6	20-Lead (300-Mil) CerDIP	Military
	CY54FCT374CTLMB	L61	20-Pin Square Leadless Chip Carrier	
6.5	CY74FCT374ATPC	P5	20-Lead (300-Mil) Molded DIP	Commercial
	CY74FCT374ATQCT	Q5	20-Lead (150-Mil) QSOP	
	CY74FCT374ATSOC/SOCT	S5	20-Lead (300-Mil) Molded SOIC	
7.2	CY54FCT374ATLMB	L61	20-Pin Square Leadless Chip Carrier	Military
	CY54FCT374ATDMB	D6	20-Lead (300-Mil) CerDIP	
10.0	CY74FCT374TQCT	Q5	20-Lead (150-Mil) QSOP	Commercial
	CY74FCT374TSOC/SOCT	S5	20-Lead (300-Mil) Molded SOIC	
11.0	CY54FCT374TDMB	D6	20-Lead (300-Mil) CerDIP	Military
	CY54FCT374TLMB	L61	20-Pin Square Leadless Chip Carrier	

Ordering Information—FCT574T


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
5.2	CY74FCT574CTQCT	Q5	20-Lead (150-Mil) QSOP	Commercial
	CY74FCT574CTSOC/SOCT	S5	20-Lead (300-Mil) Molded SOIC	
6.2	CY54FCT574CTDMB	D6	20-Lead (300-Mil) CerDIP	Military
6.5	CY74FCT574ATQCT	Q5	20-Lead (150-Mil) QSOP	Commercial
	CY74FCT574ATSOC/SOCT	S5	20-Lead (300-Mil) Molded SOIC	
7.2	CY54FCT574ATDMB	D6	20-Lead (300-Mil) CerDIP	Military
	CY54FCT574ATLMB	L61	20-Pin Square Leadless Chip Carrier	
10.0	CY74FCT574TQCT	Q5	20-Lead (150-Mil) QSOP	Commercial
	CY74FCT574TSOC/SOCT	S5	20-Lead (300-Mil) Molded SOIC	

Document #: 38-00278-B




Package Diagrams

20-Lead (300-Mil) CerDIP D6 MIL-STD-1835 D-8Config.A




20-Pin Square Leadless Chip Carrier L61 MIL-STD-1835 C-2A







Package Diagrams (continued)


20-Lead (300-Mil) Molded DIP P5



20-Lead Quarter Size Outline Q5








DIMENSIONS IN INCHES $\frac{\text{MIN.}}{\text{MAX.}}$ LEAD COPLANARITY 0.004 MAX.



Package Diagrams (continued)

20-Lead (300-Mil) Molded SOIC S5



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated