- Function, Pinout, and Drive Compatible With FCT and F Logic
- Reduced V_{OH} (Typically = 3.3 V) Versions of Equivalent FCT Functions
- **Edge-Rate Control Circuitry for** Significantly Improved Noise Characteristics
- I_{off} Supports Partial-Power-Down Mode Operation
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- **Matched Rise and Fall Times**
- Fully Compatible With TTL Input and **Output Logic Levels**
- CY54FCT541T
 - 48-mA Output Sink Current
 - 12-mA Output Source Current
- CY74FCT541T
 - 64-mA Output Sink Current
 - 32-mA Output Source Current
- 3-State Outputs


description

The 'FCT541T noninverting buffers/line drivers can be employed as memory address drivers,


clock drivers, and bus-oriented transmitters/receivers. These devices provide speed and drive capabilities equivalent to their fastest bipolar-logic counterparts, while reducing power dissipation. The input and output voltage levels allow direct interface with TTL, NMOS, and CMOS devices without external components.

These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

CY54FCT541T . . . D PACKAGE CY74FCT541T . . . P. Q. OR SO PACKAGE (TOP VIEW)



CY54FCT541T . . . L PACKAGE (TOP VIEW)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ORDERING INFORMATION

TA	PACI	KAGET	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE Marking
	QSOP - Q	Tape and reel	4.1	CY74FCT541CTQCT	FCT541C
	SOIC - SO	Tube	4.1	CY74FCT541CTSOC	FCT541C
	3010 - 30	Tape and reel			FC1541C
	DIP – P	Tube	4.8	CY74FCT541ATPC	CY74FCT541ATPC
–40°C to 85°C	QSOP – Q	Tape and reel	4.8	CY74FCT541ATQCT	FCT541A
	SOIC - SO	Tube	4.8	CY74FCT541ATSOC	FCT541A
	3010 - 30	Tape and reel	4.8	CY74FCT541ATSOCT	FC1541A
	SOIC - SO	Tube	8	CY74FCT541TSOC	FCT541
	3010 - 30	Tape and reel	8	CY74FCT541TSOCT	FC1541
	CDIP – D	Tube	4.6	CY54FCT541CTDMB	
–55°C to 125°C	CDIP – D	Tube	8	CY54FCT541TDMB	
	LCC – L	Tube	8	CY54FCT541TLMB	


 $[\]overline{\dagger}$ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

	INPUTS		OUTPUT
OEA	OE B	D	0
L	L	L	L
L	L	Н	Н
Н	Н	Χ	Z

H = High logic level, L = Low logic level,X = Don't care, Z = High-impedance state

logic diagram (positive logic)





absolute maximum rating over operating free-air temperature range (unless otherwise noted)†

Supply voltage range to ground potential		0.5	V to 7 V
DC input voltage range		0.5	V to 7 V
DC output voltage range		0.5	V to 7 V
DC output current (maximum sink current/pin) .			120 mA
Package thermal impedance, θ_{JA} (see Note 1): I	P package		69°C/W
	Q package		68°C/W
;	SO package		58°C/W
Ambient temperature range with power applied,	T _A	–65°C t	:o 135°C
Storage temperature range, T _{stg}		–65°C t	:o 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 2)

		CY	4FCT54	1T	CY7	74FCT54	1T	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
ІОН	High-level output current			-12			-32	mA
loL	Low-level output current			48			64	mA
TA	Operating free-air temperature	-55		125	-40		85	°C

NOTE 2: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.



NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

CY54FCT541T, CY74FCT541T 8-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

SCCS072 - OCTOBER 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEGT CONDITIONS	CY54	4FCT541T CY74FCT541T			1T		
PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
V	$V_{CC} = 4.5, V$ $I_{IN} = -18 \text{ mA}$		-0.7	-1.2				V
VIK	$V_{CC} = 4.75 \text{ V}, \qquad I_{IN} = -18 \text{ mA}$					-0.7	-1.2	V
	$V_{CC} = 4.5 \text{ V}, \qquad I_{OH} = -12 \text{ mA}$	2.4	3.3					
Voн	V _{CC} = 4.75 V I _{OH} = -32 mA				2			V
	$I_{OH} = -15 \text{ mA}$				2.4	3.3		
VOL	$V_{CC} = 4.5 \text{ V}, \qquad I_{OL} = 48 \text{ mA}$		0.3	0.55				V
VOL	$V_{CC} = 4.75 \text{ V}, \qquad I_{OL} = 64 \text{ mA}$					0.3	0.55	V
V_{hys}	All inputs		0.2			0.2		V
l _l	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} = V_{CC}$			5				μА
'1	$V_{CC} = 5.25 \text{ V}, \qquad V_{IN} = V_{CC}$						5	μΛ
IH	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} = 2.7 \text{ V}$			±1				μΑ
'IH	$V_{CC} = 5.25 \text{ V}, \qquad V_{IN} = 2.7 \text{ V}$						±1	μπ
IιL	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} = 0.5 \text{ V}$			±1				μΑ
'IL	$V_{CC} = 5.25 \text{ V}, \qquad V_{IN} = 0.5 \text{ V}$						±1	μπ
lozh	V _{CC} = 5.5 V, V _{OUT} = 2.7 V			10				μΑ
'ОZП	V _{CC} = 5.25 V, V _{OUT} = 2.7 V						10	μπ
IOZL	V _{CC} = 5.5 V, V _{OUT} = 0.5 V			-10				μΑ
·OZL	V _{CC} = 5.25 V, V _{OUT} = 0.5 V						-10	μιτ
los‡	$V_{CC} = 5.5 \text{ V}, \qquad V_{OUT} = 0 \text{ V}$	-60	-120	-225				mA
105.	$V_{CC} = 5.25 \text{ V}, \qquad V_{OUT} = 0 \text{ V}$				-60	-120	-225	111//
l _{off}	$V_{CC} = 0 \text{ V}, \qquad V_{OUT} = 4.5 \text{ V}$			±1			±1	μΑ
lcc	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} \le 0.2 \text{ V}, \qquad V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.1	0.2				mA
	$V_{CC} = 5.25 \text{ V}, \qquad V_{IN} \le 0.2 \text{ V}, \qquad V_{IN} \ge V_{CC} - 0.2 \text{ V}$					0.1	0.2	11,7 \
Alaa	$V_{CC} = 5.5 \text{ V}, V_{IN} = 3.4 \text{ V}$, $f_1 = 0$, Outputs open		0.5	2				mA
ΔICC	$V_{CC} = 5.25 \text{ V}, V_{IN} = 3.4 \text{ V}$ f ₁ = 0, Outputs open					0.5	2	mA
los-¶	V_{CC} = 5.5 V, 50% duty cycle, Outputs open, One bit switching at f_1 = 10 MHz, \overline{OE}_A = \overline{OE}_B = GND or \overline{OE}_A = GND and \overline{OE}_B = V_{CC} , V_{IN} ≤ 0.2 V or V_{IN} ≥ V_{CC} – 0.2 V		0.06	0.12				mA/
ICCD¶	V_{CC} = 5.25 V, 50% duty cycle, Outputs open, One bit switching at f ₁ = 10 MHz, \overline{OE}_A = \overline{OE}_B = GND or \overline{OE}_A = GND and \overline{OE}_B = V_{CC} , $V_{IN} \le 0.2$ V or $V_{IN} \ge V_{CC} - 0.2$ V					0.06	0.12	MHz

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



^{*} Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.

[§] Per TTL-driven input (VIN = 3.4 V); all other inputs at VCC or GND

This parameter is derived for use in total power-supply calculations.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

DADAMETED		TEST COMPLETIONS		CY	54FCT54	1T	CY	74FCT54	1T	UNIT
		TEST CONDITIONS	5	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNII
	V _{CC} = 5.5 V, Outputs open,	One bit switching at f ₁ = 10 MHz	· · · · · · · · · · · · · · · · · · ·		0.7	1.4				
	$\overline{OE}_A = \overline{OE}_B =$	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		1 2.4 1.3 2.6					
$I_{C}^{\#}$ $V_{CC} = 5.1$	$OE_A = GND$ and	Eight bits switching at f ₁ = 2.5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		1.3	2.6				
	OFB = ACC	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		3.3	10.6				A
	V _{CC} = 5.25 V, Outputs open,		$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$					0.7	1.4	IIIA
	$\overline{OE}_A = \overline{OE}_B =$	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$					1	mA .7 1.4 1 2.4	
GNI OE	$\frac{\text{GND}}{\text{OE}}$ or $\frac{\text{OE}}{\text{OE}}$ = GND and	ND or Fight bits switching	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$					1.3	2.6	
	OEB = ACC		$V_{IN} = 3.4 \text{ V or GND}$					3.3	10.6	
C _i								5	10	pF
Co								9	12	pF

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

Where:

IC = Total supply current

ICC = Power-supply current with CMOS input levels

 ΔI_{CC} = Power-supply current for a TTL high input (V_{IN} = 3.4 V)

D_H = Duty cycle for TTL inputs high N_T = Number of TTL inputs at D_H

I_{CCD} = Dynamic current caused by an input transition pair (HLH or LHL)

f₀ = Clock frequency for registered devices, otherwise zero

f₁ = Input signal frequency

N₁ = Number of inputs changing at f₁

All currents are in milliamperes and all frequencies are in megahertz.

Values for these conditions are examples of the ICC formula.



 $^{^{\#}}I_{C}$ = $I_{CC} + \Delta I_{CC} \times D_{H} \times N_{T} + I_{CCD} (f_{0}/2 + f_{1} \times N_{1})$

CY54FCT541T, CY74FCT541T 8-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS SCCS072 – OCTOBER 2001


switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	ТО	CY54FC	T541T	CY54FCT	LINUT	
PARAMETER	(INPUT)	I I I I I I I I I I I I I I I I I I I	UNIT				
^t PLH	D	_	1.5	8	1.5	4.6	ne
^t PHL	D	0	1.5	8	1.5	4.6	115
^t PZH	ŌĒ		1.5	10.5	1.5	6.5	ne
^t PZL	OE	U	1.5	10.5	1.5	6.5	115
^t PHZ	ŌĒ	0	1.5	10	1.5	5.7	20
t _{PLZ}	OE		1.5	10	1.5	5.7	ns

switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	то	CY74FC	T541T	CY74FC1	541AT	CY74FCT	541CT	LINUT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH}	D	0	1.5	8	1.5	4.8	1.5	4.1	20
t _{PHL}	U	O	1.5	8	1.5	4.8	1.5	4.1	ns
^t PZH	ŌĒ	0	1.5	10	1.5	6.2	1.5	5.8	no
t _{PZL}	OE	U	1.5	10	1.5	6.2	1.5	5.8	ns
^t PHZ		^	1.5	9.5	1.5	5.6	1.5	5.2	no
t _{PLZ}	ŌĒ	0	1.5	9.5	1.5	5.6	1.5	5.2	ns

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265