

# CY54FCT540T, CY74FCT540T 8-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

SCCS029A – MAY 1994 – REVISED OCTOBER 2001


- Function, Pinout, and Drive Compatible With FCT and F Logic
- Reduced  $V_{OH}$  (Typically = 3.3 V) Versions of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- $I_{off}$  Supports Partial-Power-Down Mode Operation
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)
- Matched Rise and Fall Times
- Fully Compatible With TTL Input and Output Logic Levels
- CY54FCT540T
  - 48-mA Output Sink Current
  - 12-mA Output Source Current
- CY74FCT540T
  - 64-mA Output Sink Current
  - 32-mA Output Source Current
- 3-State Outputs

## description


The 'FCT540T inverting buffers/line drivers can be employed as memory address drivers, clock drivers, and bus-oriented transmitters/receivers. These devices provide speed and drive capabilities equivalent to their fastest bipolar-logic counterparts, while reducing power dissipation. The input and output voltage levels allow direct interface with TTL, NMOS, and CMOS devices without external components.

These devices are fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

CY54FCT540T . . . D PACKAGE  
CY74FCT540T . . . Q PACKAGE  
(TOP VIEW)



CY54FCT540T . . . L PACKAGE  
(TOP VIEW)



## ORDERING INFORMATION

T <sub>A</sub>	PACKAGE†		SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	QSOP – Q	Tape and reel	4.1	CY74FCT540CTQCT	FCT540C
	CDIP – D	Tube	4.7	CY54FCT540CTDMB	
–55°C to 125°C	LCC – L	Tube	4.7	CY54FCT540CTLMB	

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2001, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

# CY54FCT540T, CY74FCT540T 8-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS


SCCS029A – MAY 1994 – REVISED OCTOBER 2001

FUNCTION TABLE

INPUTS			OUTPUT $\bar{O}$
$\overline{OE}_A$	$\overline{OE}_B$	D	
L	L	L	H
L	L	H	L
H	H	X	Z

H = High logic level, L = Low logic level,  
X = Don't care, Z = High-impedance state

## logic diagram (positive logic)



## absolute maximum rating over operating free-air temperature range (unless otherwise noted)†

Supply voltage range to ground potential	-0.5 V to 7 V
DC input voltage range	-0.5 V to 7 V
DC output voltage range	-0.5 V to 7 V
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, $\theta_{JA}$ (see Note 1): Q package	68°C/W
Ambient temperature range with power applied, $T_A$	-65°C to 135°C
Storage temperature range, $T_{stg}$	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

## recommended operating conditions (see Note 2)

	CY54FCT540T			CY74FCT540T			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$ Supply voltage	4.5	5	5.5	4.75	5	5.25	V
$V_{IH}$ High-level input voltage	2			2			V
$V_{IL}$ Low-level input voltage			0.8			0.8	V
$I_{OH}$ High-level output current			-12			-32	mA
$I_{OL}$ Low-level output current			48			64	mA
$T_A$ Operating free-air temperature	-55		125	-40		85	°C

NOTE 2: All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**CY54FCT540T, CY74FCT540T**  
**8-BIT BUFFERS/LINE DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCCS029A – MAY 1994 – REVISED OCTOBER 2001

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	CY54FCT540T			CY74FCT540T			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>IN</sub> = -18 mA	-0.7		-1.2				V
	V <sub>CC</sub> = 4.75 V, I <sub>IN</sub> = -18 mA				-0.7		-1.2	
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -12 mA	2.4		3.3				V
	V <sub>CC</sub> = 4.75 V	I <sub>OH</sub> = -32 mA			2			
		I <sub>OH</sub> = -15 mA			2.4		3.3	
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 48 mA	0.3		0.55				V
	V <sub>CC</sub> = 4.75 V, I <sub>OL</sub> = 64 mA				0.3		0.55	
V <sub>hys</sub>	All inputs	0.2			0.2			V
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = V <sub>CC</sub>			5				μA
	V <sub>CC</sub> = 5.25 V, V <sub>IN</sub> = V <sub>CC</sub>						5	
I <sub>IH</sub>	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 2.7 V			±1				μA
	V <sub>CC</sub> = 5.25 V, V <sub>IN</sub> = 2.7 V						±1	
I <sub>IL</sub>	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0.5 V			±1				μA
	V <sub>CC</sub> = 5.25 V, V <sub>IN</sub> = 0.5 V						±1	
I <sub>OZH</sub>	V <sub>CC</sub> = 5.5 V, V <sub>OUT</sub> = 2.7 V			10				μA
	V <sub>CC</sub> = 5.25 V, V <sub>OUT</sub> = 2.7 V						10	
I <sub>OZL</sub>	V <sub>CC</sub> = 5.5 V, V <sub>OUT</sub> = 0.5 V			-10				μA
	V <sub>CC</sub> = 5.25 V, V <sub>OUT</sub> = 0.5 V						-10	
I <sub>OS</sub> ‡	V <sub>CC</sub> = 5.5 V, V <sub>OUT</sub> = 0 V	-60	-120	-225				mA
	V <sub>CC</sub> = 5.25 V, V <sub>OUT</sub> = 0 V				-60	-120	-225	
I <sub>off</sub>	V <sub>CC</sub> = 0 V, V <sub>OUT</sub> = 4.5 V			±1			±1	μA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> ≤ 0.2 V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2 V	0.1		0.2				mA
	V <sub>CC</sub> = 5.25 V, V <sub>IN</sub> ≤ 0.2 V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2 V				0.1		0.2	
ΔI <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 3.4 V§, f <sub>1</sub> = 0, Outputs open	0.5		2				mA
	V <sub>CC</sub> = 5.25 V, V <sub>IN</sub> = 3.4 V§, f <sub>1</sub> = 0, Outputs open				0.5		2	
I <sub>CCD</sub> ¶	V <sub>CC</sub> = 5.5 V, 50% duty cycle, Outputs open, One bit switching at f <sub>1</sub> = 10 MHz, $\overline{OE}_A = \overline{OE}_B = \text{GND}$ or $\overline{OE}_A = \text{GND}$ and $\overline{OE}_B = V_{CC}$ , V <sub>IN</sub> ≤ 0.2 V or V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2 V	0.06		0.12				mA/ MHz
	V <sub>CC</sub> = 5.25 V, 50% duty cycle, Outputs open, One bit switching at f <sub>1</sub> = 10 MHz, $\overline{OE}_A = \overline{OE}_B = \text{GND}$ or $\overline{OE}_A = \text{GND}$ and $\overline{OE}_B = V_{CC}$ , V <sub>IN</sub> ≤ 0.2 V or V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2 V				0.06		0.12	

† Typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

‡ Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

§ Per TTL-driven input (V<sub>IN</sub> = 3.4 V); all other inputs at V<sub>CC</sub> or GND

¶ This parameter is derived for use in total power-supply calculations.



**CY54FCT540T, CY74FCT540T**  
**8-BIT BUFFERS/LINE DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCCS029A – MAY 1994 – REVISED OCTOBER 2001

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)**

PARAMETER	TEST CONDITIONS		CY54FCT540T		CY74FCT540T		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
I <sub>C</sub> #	V <sub>CC</sub> = 5.5 V, Outputs open, $\overline{OE}_A = \overline{OE}_B =$ GND or $\overline{OE}_A =$ GND and $\overline{OE}_B = V_{CC}$	One bit switching at f <sub>1</sub> = 10 MHz at 50% duty cycle	V <sub>IN</sub> ≤ 0.2 V or V <sub>IN</sub> ≥ V <sub>CC</sub> – 0.2 V	0.7	1.4		mA	
			V <sub>IN</sub> = 3.4 V or GND	1	2.4			
		Eight bits switching at f <sub>1</sub> = 2.5 MHz at 50% duty cycle	V <sub>IN</sub> ≤ 0.2 V or V <sub>IN</sub> ≥ V <sub>CC</sub> – 0.2 V	1.3	2.6			
			V <sub>IN</sub> = 3.4 V or GND	3.3	10.6			
	V <sub>CC</sub> = 5.25 V, Outputs open, $\overline{OE}_A = \overline{OE}_B =$ GND or $\overline{OE}_A =$ GND and $\overline{OE}_B = V_{CC}$	One bit switching at f <sub>1</sub> = 10 MHz at 50% duty cycle	V <sub>IN</sub> ≤ 0.2 V or V <sub>IN</sub> ≥ V <sub>CC</sub> – 0.2 V			0.7		1.4
			V <sub>IN</sub> = 3.4 V or GND			1		2.4
		Eight bits switching at f <sub>1</sub> = 2.5 MHz at 50% duty cycle	V <sub>IN</sub> ≤ 0.2 V or V <sub>IN</sub> ≥ V <sub>CC</sub> – 0.2 V			1.3		2.6
			V <sub>IN</sub> = 3.4 V or GND			3.3		10.6
C <sub>i</sub>					5	10	pF	
C <sub>o</sub>					9	12	pF	

† Typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

# I<sub>C</sub> = I<sub>CC</sub> + ΔI<sub>CC</sub> × D<sub>H</sub> × N<sub>T</sub> + I<sub>CCD</sub> (f<sub>0</sub>/2 + f<sub>1</sub> × N<sub>1</sub>)

Where:

I<sub>C</sub> = Total supply current

I<sub>CC</sub> = Power-supply current with CMOS input levels

ΔI<sub>CC</sub> = Power-supply current for a TTL high input (V<sub>IN</sub> = 3.4 V)

D<sub>H</sub> = Duty cycle for TTL inputs high

N<sub>T</sub> = Number of TTL inputs at D<sub>H</sub>

I<sub>CCD</sub> = Dynamic current caused by an input transition pair (HLH or LHL)

f<sub>0</sub> = Clock frequency for registered devices, otherwise zero

f<sub>1</sub> = Input signal frequency

N<sub>1</sub> = Number of inputs changing at f<sub>1</sub>

All currents are in milliamperes and all frequencies are in megahertz.

|| Values for these conditions are examples of the I<sub>CC</sub> formula.



**CY54FCT540T, CY74FCT540T**  
**8-BIT BUFFERS/LINE DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCCS029A – MAY 1994 – REVISED OCTOBER 2001

**switching characteristics over operating free-air temperature range (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CY54FCT540CT		UNIT
			MIN	MAX	
t <sub>PLH</sub>	D	$\bar{O}$	1.5	4.7	ns
t <sub>PHL</sub>			1.5	4.7	
t <sub>PZH</sub>	$\bar{OE}$	$\bar{O}$	1.5	6.5	ns
t <sub>PZL</sub>			1.5	6.5	
t <sub>PHZ</sub>	$\bar{OE}$	$\bar{O}$	1.5	5.7	ns
t <sub>PLZ</sub>			1.5	5.7	

**switching characteristics over operating free-air temperature range (see Figure 1)**


PARAMETER	FROM (INPUT)	TO (OUTPUT)	CY74FCT540CT		UNIT
			MIN	MAX	
t <sub>PLH</sub>	D	$\bar{O}$	1.5	4.1	ns
t <sub>PHL</sub>			1.5	4.1	
t <sub>PZH</sub>	$\bar{OE}$	$\bar{O}$	1.5	5.8	ns
t <sub>PZL</sub>			1.5	5.8	
t <sub>PHZ</sub>	$\bar{OE}$	$\bar{O}$	1.5	5.2	ns
t <sub>PLZ</sub>			1.5	5.2	



**CY54FCT540T, CY74FCT540T**  
**8-BIT BUFFERS/LINE DRIVERS**  
**WITH 3-STATE OUTPUTS**


SCCS029A – MAY 1994 – REVISED OCTOBER 2001

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS**


**LOAD CIRCUIT FOR 3-STATE OUTPUTS**




**VOLTAGE WAVEFORMS PULSE DURATION**



**VOLTAGE WAVEFORMS SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. The outputs are measured one at a time with one input transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

### Mailing Address:

Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265