SCCS029A - MAY 1994 - REVISED OCTOBER 2001

- Function, Pinout, and Drive Compatible With FCT and F Logic
- Reduced V_{OH} (Typically = 3.3 V) Versions of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- I_{off} Supports Partial-Power-Down Mode Operation
- ESD Protection Exceeds JESD 22

 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- Matched Rise and Fall Times
- Fully Compatible With TTL Input and Output Logic Levels
- CY54FCT540T
 - 48-mA Output Sink Current
 - 12-mA Output Source Current
- CY74FCT540T
 64-mA Output Sink Current
 - 32-mA Output Source Current
- 3-State Outputs

description

The 'FCT540T inverting buffers/line drivers can be employed as memory address drivers, clock drivers, and bus-oriented transmitters/receivers. These devices provide speed and drive capabilities equivalent to their fastest bipolar-logic counterparts, while reducing power dissipation. The input and output voltage levels allow direct interface with TTL, NMOS, and CMOS devices without external components.

These devices are fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

T _A	PACI	KAGE [†]	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	QSOP – Q	Tape and reel	4.1	CY74FCT540CTQCT	FCT540C
–55°C to 125°C	CDIP – D	Tube	4.7	CY54FCT540CTDMB	
-55 C 10 125 C	LCC – L	Tube	4.7	CY54FCT540CTLMB	

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2001, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

CY54FCT540T D PACKAGE CY74FCT540T Q PACKAGE (TOP VIEW)								
OE _A	1	20	$\frac{V_{CC}}{OE_{B}}$ $\frac{O_{0}}{O_{1}}$ $\frac{O_{1}}{O_{2}}$ $\frac{O_{2}}{O_{3}}$ $\frac{O_{5}}{O_{6}}$ $\frac{O_{7}}{O_{7}}$					
D ₀	2	19						
D ₁	3	18						
D ₂	4	17						
D ₃	5	16						
D ₄	6	15						
D ₅	7	14						
D ₆	8	13						
D ₇	9	12						
GND	10	11						

CY54FCT540T . . . L PACKAGE (TOP VIEW)



CY54FCT540T, CY74FCT540T 8-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS SCCS029A – MAY 1994 – REVISED OCTOBER 2001


FUNCTION TABLE

	INPUTS	OUTPUT	
OEA	OEB	D	ō
L	L	L	н
L	L	Н	L
Н	Н	Х	Z

H = High logic level, L = Low logic level,

X = Don't care, Z = High-impedance state

logic diagram (positive logic)



absolute maximum rating over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range to ground potential	–0.5 V to 7 V
DC input voltage range	–0.5 V to 7 V
DC output voltage range	–0.5 V to 7 V
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, θ_{JA} (see Note 1): Q package	
Ambient temperature range with power applied, T _A	–65°C to 135°C
Storage temperature range, T _{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 2)

		CY	54FCT54	0Т	CY74FCT540T			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
ЮН	High-level output current			-12			-32	mA
IOL	Low-level output current			48			64	mA
Τ _Α	Operating free-air temperature	-55		125	-40		85	°C

NOTE 2: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.



SCCS029A - MAY 1994 - REVISED OCTOBER 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS			CY	54FCT54	OT	CY74FCT540T			
PARAMETER	'	EST CONDITIO	NS	MIN	TYP [†]	MAX	MIN	түр†	MAX	UNIT
Maria	V _{CC} = 4.5, V I _{IN}	j = −18 mA			-0.7	-1.2				V
VIK	V _{CC} = 4.75 V, I _{IN}	j = −18 mA						-0.7	-1.2	v
	V _{CC} =4.5 V, I _O	H = -12 mA		2.4	3.3					
VOH	$V_{CC} = 4.75 V$ IO	H = -32 mA					2			V
	VCC = 4.75 V	H = –15 mA					2.4	3.3		
Ve	$V_{CC} = 4.5 V, I_O$	L = 48 mA			0.3	0.55				V
VOL	V _{CC} = 4.75 V, I _O	L = 64 mA						0.3	0.55	v
V _{hys}	All inputs				0.2			0.2		V
	V _{CC} = 5.5 V, V _I	N = VCC				5				
łı	V _{CC} = 5.25 V, V _I	N = VCC							5	μA
lu.	$V_{CC} = 5.5 V, V_{II}$	N = 2.7 V				±1				
lΗ	V _{CC} = 5.25 V, V _I	N = 2.7 V							±1	μA
l	V _{CC} = 5.5 V, V _I	N = 0.5 V				±1				μA
ΗL	V _{CC} = 5.25 V, V _I						±1	μΛ		
1	V _{CC} = 5.5 V, V _C	OUT = 2.7 V				10				μΑ
IOZH	V _{CC} = 5.25 V, V _C	OUT = 2.7 V							10	
1	V _{CC} = 5.5 V, V _C	OUT = 0.5 V				-10				A
IOZL	$V_{CC} = 5.25 V, V_{C}$	OUT = 0.5 V							-10	μA
1 t	$V_{CC} = 5.5 V, V_{C}$	OUT = 0 V		-60	-120	-225				~ ^
IOS‡	V _{CC} = 5.25 V, V _C	OUT = 0 V					-60	-120	-225	mA
l _{off}	$V_{CC} = 0 V, V_{C}$	OUT = 4.5 V				±1			±1	μA
laa	V _{CC} = 5.5 V, V _I	N ≤ 0.2 V,	$V_{IN} \ge V_{CC} - 0.2 V$		0.1	0.2				~ ^
lcc	V _{CC} = 5.25 V, V _I	N ≤ 0.2 V,	$V_{IN} \ge V_{CC} - 0.2 V$					0.1	0.2	mA
	V _{CC} = 5.5 V, V _{IN} = 3.	.4 V§, f ₁ = 0, Ou	tputs open		0.5	2				
∆ICC	V _{CC} = 5.25 V, V _{IN} = 3	3.4 V§, f ₁ = 0, O	utputs open					0.5	2	mA
	$\begin{array}{l} V_{CC} = 5.5 \text{ V}, 50\% \text{ dut} \\ \hline One \text{ bit switching at } f_1 \\ \hline OE_A = \overline{OE}_B = GND \text{ o} \\ V_{IN} \leq 0.2 \text{ V or } V_{IN} \geq 0.2 \end{array}$	1 <u>= 1</u> 0 MHz, r OE _A = GND ar			0.06	0.12				mA/
ICCD	$\begin{array}{l} V_{CC} = 5.25 \text{ V}, 50\% \text{ dr}\\ \hline One \text{ bit switching at f}\\ \hline OE_A = \overline{OE}_B = \text{GND o}\\ V_{IN} \leq 0.2 \text{ V or } V_{IN} \geq V \end{array}$	uty cycle, Outpur ₁ = 10 MHz, r OE _A = GND ar / _{CC} – 0.2 V						0.06	0.12	MHz

[†] Typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

* Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.

§ Per TTL-driven input (V_{IN} = 3.4 V); all other inputs at V_{CC} or GND

This parameter is derived for use in total power-supply calculations.



SCCS029A - MAY 1994 - REVISED OCTOBER 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

	TEST CONDITIONS			CY	54FCT54	ЮT	CY	74FCT54	0T	UNIT
PARAMETER		TEST CONDITION	5	MIN	түр†	MAX	MIN	TYP†	MAX	UNIT
	V _{CC} = 5.5 V, Outputs open,		$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$		0.7	1.4				
	$\overline{OE}_A = \overline{OE}_B =$	at 50% duty cycle	V_{IN} = 3.4 V or GND		1	2.4				
	I_{C} I_{C	ND or $E_A = GND$ and $E_B = VOC$ Eight bits switching at $f_1 = 2.5$ MHz	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ \text{or} \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$		1.3	2.6				
1-#			$V_{IN} = 3.4 \text{ V or GND}$		3.3	10.6				mA
'C"		One bit switching at f ₁ = 10 MHz at 50% duty cycle	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ \text{or} \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$					0.7	1.4	IIIA
	$\overline{OE}_A = \overline{OE}_B =$		V_{IN} = 3.4 V or GND					1	2.4	
GND or	$\overline{OE}_A = GND$ and	Eight bits switching at $f_1 = 2.5$ MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$					1.3	2.6	
	at 50% duty cycle	V_{IN} = 3.4 V or GND					3.3	10.6		
Ci								5	10	pF
Co								9	12	pF

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$. [#] $I_C = I_{CC} + \Delta I_{CC} \times D_H \times N_T + I_{CCD} (f_0/2 + f_1 \times N_1)$

Where:

IC = Total supply current

ICC = Power-supply current with CMOS input levels

 ΔI_{CC} = Power-supply current for a TTL high input (V_{IN} = 3.4 V)

 D_H = Duty cycle for TTL inputs high NT = Number of TTL inputs at D_H

I_{CCD} = Dynamic current caused by an input transition pair (HLH or LHL)

= Clock frequency for registered devices, otherwise zero fo

f1 = Input signal frequency

= Number of inputs changing at f1 N₁

All currents are in milliamperes and all frequencies are in megahertz.

|| Values for these conditions are examples of the I_{CC} formula.



CY54FCT540T, CY74FCT540T **8-BIT BUFFERS/LINE DRIVERS** WITH 3-STATE OUTPUTS SCCS029A – MAY 1994 – REVISED OCTOBER 2001

switching characteristics over operating free-air temperature range (see Figure 1)


PARAMETER	FROM	то	CY54FCT	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	
^t PLH	D	ō	1.5	4.7	200
^t PHL	ם	0	1.5	4.7	ns
^t PZH	ŌĒ	ō	1.5	6.5	20
tPZL	0E	0	1.5	6.5	ns
^t PHZ	ŌĒ	ō	1.5	5.7	200
^t PLZ	UE UE	0	1.5	5.7	ns

switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	то	CY74FCT	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	UNIT
^t PLH	D	ō	1.5	4.1	
^t PHL	d	0	1.5	4.1	ns
^t PZH	ŌĒ	ō	1.5	5.8	200
^t PZL	OE	0	1.5	5.8	ns
^t PHZ	OE	-	1.5	5.2	
^t PLZ	OE	0	1.5	5.2	ns



SCCS029A - MAY 1994 - REVISED OCTOBER 2001



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C₁ includes probe and jig capacitance.

 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2001, Texas Instruments Incorporated