CDCVF2510 3.3-V PHASE-LOCK LOOP CLOCK DRIVER

PW PACKAGE

(TOP VIEW)

AGND [

SCAS638B - DECEMBER 1999 - REVISED JULY 2001

24 Π CLK

- **Designed to Meet and Exceed PC133 SDRAM Registered DIMM Specification** Rev. 1.1
- **Spread Spectrum Clock Compatible**
- Operating Frequency 50 MHz to 175 MHz
- Static Phase Error Distribution at 66 MHz to 166 MHz Is ±125 ps
- Jitter (cyc cyc) at 66 MHz to 166 MHz Is |70| ps
- **Advanced Deep Submicron Process** Results in More Than 40% Lower Power **Consumption Versus Current Generation PC133 Devices**
- **Available in Plastic 24-Pin TSSOP**
- **Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications**
- Distributes One Clock Input to One Bank of **Ten Outputs**
- External Feedback (FBIN) Terminal Is Used to Synchronize the Outputs to the Clock Input
- 25- Ω On-Chip Series Damping Resistors
- No External RC Network Required
- Operates at 3.3 V

description

The CDCVF2510 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a phase-lock loop (PLL) to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDCVF2510 operates at a 3.3-V V_{CC}. It also provides integrated series-damping resistors that make it ideal for driving point-to-point loads.

One bank of ten outputs provides ten low-skew, low-jitter copies of CLK. Output signal duty cycles are adjusted to 50%, independent of the duty cycle at CLK. Outputs are enabled or disabled via the control (G) input. When the G input is high, the outputs switch in phase and frequency with CLK; when the G input is low, the outputs are disabled to the logic-low state.

Unlike many products containing PLLs, the CDCVF2510 does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the CDCVF2510 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, a fixed-phase signal at CLK, or following any changes to the PLL reference or feedback signals. The PLL can be bypassed for test purposes by strapping AV_{CC} to ground.

The CDCVF2510 is characterized for operation from 0°C to 85°C.

For application information refer to application reports High Speed Distribution Design Techniques for CDC509/516/2509/2510/2516 (literature number SLMA003) and Using CDC2509A/2510A PLL with Spread Spectrum Clocking (SSC) (literature number SCAA039).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ISTRUMENTS


23 AV_{CC} V_{CC} **∐** 2 1Y0 **[**]3 22 [] V_{CC} 1Y1 [] 4 21 1 1Y9 1Y2 **∏** 5 20 **∏** 1Y8 GND 6 19 🛮 GND GND ∏7 18 **∏** GND 1Y3 **∏**8 17 **∏** 1Y7 1Y4 **[**] 9 16 🛮 1Y6 V_{CC} **∐** 10 15 🛮 1Y5 14 🛮 V_{CC} G [] 11 13 | FBIN FBOUT 12

Copyright @ 2001, Texas Instruments Incorporated

FUNCTION TABLE

INP	UTS	OUTPUTS		
G	CLK	1Y (0:9)	FBOUT	
Х	L	L	L	
L	Н	L	Н	
Н	Н	Н	Н	

functional block diagram



AVAILABLE OPTIONS

	PACKAGE		
TA	SMALL OUTLINE (PW)		
0°C to 85°C	CDCVF2510PWR		
0-0 10 85-0	CDCVF2510PW		



SCAS638B - DECEMBER 1999 - REVISED JULY 2001

Terminal Functions

TE	TERMINAL		DESCRIPTION
NAME	NO.	TYPE	DESCRIPTION
CLK	24	I	Clock input. CLK provides the clock signal to be distributed by the CDCVF2510 clock driver. CLK is used to provide the reference signal to the integrated PLL that generates the clock output signals. CLK must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and a valid CLK signal is applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal.
FBIN	13	I	Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hard-wired to FBOUT to complete the PLL. The integrated PLL synchronizes CLK and FBIN so that there is nominally zero phase error between CLK and FBIN.
G	11	ı	Output bank enable. G is the output enable for outputs 1Y(0:9). When G is low, outputs 1Y(0:9) are disabled to a logic-low state. When G is high, all outputs 1Y(0:9) are enabled and switch at the same frequency as CLK.
FBOUT	12	0	Feedback output. FBOUT is dedicated for external feedback. It switches at the same frequency as CLK. When externally wired to FBIN, FBOUT completes the feedback loop of the PLL. FBOUT has an integrated $25-\Omega$ series-damping resistor.
1Y (0:9)	3, 4, 5, 8, 9, 15, 16, 17, 20, 21	0	Clock outputs. These outputs provide low-skew copies of CLK. Output bank 1Y(0:9) is enabled via the G input. These outputs can be disabled to a logic-low state by deasserting the G control input. Each output has an integrated 25- Ω series-damping resistor.
AVCC	23	Power	Analog power supply. AV _{CC} provides the power reference for the analog circuitry. In addition, AV _{CC} can be used to bypass the PLL for test purposes. When AV _{CC} is strapped to ground, PLL is bypassed and CLK is buffered directly to the device outputs.
AGND	1	Ground	Analog ground. AGND provides the ground reference for the analog circuitry.
Vcc	2, 10, 14, 22	Power	Power supply
GND	6, 7, 18, 19	Ground	Ground

SCAS638B - DECEMBER 1999 - REVISED JULY 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range applied to any output in the high or low state, Vo. Input clamp current, I_{IK} (V_I < 0)—50 mA

- NOTES: 1. AVCC must not exceed VCC + 0.7 V.
 - 2. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 3. This value is limited to 4.6 V maximum.
 - 4. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book, literature number SCBD002.

DISSIPATION RATING TABLE

PACKAGE	BOARD TYPE‡	$R_{\theta JA}$	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR§ ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
PW	JEDEC low-K	114.5°C/W	920 mW	8.7 mW/°C	520 mW	390 mW
' ' '	JEDEC high-K	62.1°C/W	1690 mW	16.1 mW/°C	960 mW	720 mW

JEDEC high-K board has better thermal performance due to multiple internal copper planes.

recommended operating conditions (see Note 5)

	MIN	MAX	UNIT
Supply voltage, V _{CC} , AV _{CC}	3	3.6	V
High-level input voltage, VIH	2		V
Low-level input voltage, V _{IL}		8.0	V
Input voltage, V _I	0	VCC	V
High-level output current, IOH		-12	mA
Low-level output current, IOL		12	mA
Operating free-air temperature, T _A	0	85	°C

NOTE 5: Unused inputs must be held high or low to prevent them from floating.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

		MIN	MAX	UNIT
fclk	Clock frequency¶	50	175	MHz
	Input clock duty cycle	40%	60%	
	Stabilization time		1	ms

 $[\]P$ To avoid any self oscillation of the PLL, a continous clock signal has to be present at the clock input.



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

[§] This is the inverse of the traditional junction-to-ambient thermal resistance ($R_{\theta,JA}$).

Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable. This parameter does not apply for input modulation under SSC application.

SCAS638B - DECEMBER 1999 - REVISED JULY 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC} , AV _{CC}	MIN	TYP†	MAX	UNIT
٧ıK	Input clamp voltage	I _I = -18 mA	3 V			-1.2	V
		I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2			
Vон	High-level output voltage	I _{OH} = -12 mA	3 V	2.1			V
		$I_{OH} = -6 \text{ mA}$	3 V	2.4			
		I _{OL} = 100 μA	MIN to MAX			0.2	
VOL	Low-level output voltage	I _{OL} = 12 mA	3 V			0.8	V
OL -		I _{OL} = 6 mA	3 V			0.55	
		V _O = 1 V	3 V	-28			
ЮН	High-level output current	V _O = 1.65 V	3.3 V		-36		mA
		V _O = 3.135 V	3.6 V		-	-8	
		V _O = 1.95 V	3 V	30			
l _{OL}	Low-level output current	V _O = 1.65 V	3.3 V		40		mA
		V _O = 0.4 V	3.6 V			10	
Ц	Input current	V _I = V _{CC} or GND	3.6 V			±5	μΑ
lcc [‡]	Supply current (static, output not switching)	$V_I = V_{CC}$ or GND, $I_O = 0$, Outputs: low or high	3.6 V, 0 V			40	μΑ
ΔlCC	Change in supply current	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	3.3 V to 3.6 V			500	μΑ
Ci	Input capacitance	$V_I = V_{CC}$ or GND	3.3 V		2.5		pF
Со	Output capacitance	V _O = V _{CC} or GND	3.3 V		2.8		pF

[‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 25 pF (see Note 6 and Figures 1 and 2)[†]

P.	PARAMETER		TO (OUTPUT)	V_{CC} , AV_{CC} = 3.3 V \pm 0.3 V			UNIT
		(INPUT)	(001701)	MIN	TYP	MAX	
	Phase error time – static (normalized) (see Figures 3–6)	CLK↑ = 66 MHz to166 MHz	FBIN↑	-125		125	ps
t _{sk(o)}	Output skew time‡	Any Y	Any Y			100	ps
	Phase error time – jitter (see Note 7)	CLK = 66 MHz to 100 MHz	Any Y or FBOUT	-50		50	ps
	Jitter(cycle-cycle)		Any Y or FBOUT		70		•
	(see Figure 7)	CLK = 100 MHz to 166 MHz	Any Y or FBOUT		65		ps
	Duty cycle	f _(CLK) > 60 MHz	Any Y or FBOUT	45%		55%	
t _r	Rise time	V _O = 0.4 V to 2 V	Any Y or FBOUT	0.3		1.1	ns/V
t _f	Fall time	V _O = 2 V to 0.4 V	Any Y or FBOUT	0.3		1.1	ns/V
^t PLH(bypass mode)	Low-to-high propagation delay time, bypass mode	CLK	Any Y or FBOUT	1.8		3.9	ns
tPHL(bypass mode)	High-to-low propagation delay time, bypass mode	CLK	Any Y or FBOUT	1.8		3.9	ns

[†] These parameters are not production tested.

^{7.} Calculated per PC DRAM SPEC (tphase error, static – jitter(cycle-to-cycle)).




[‡] For dynamic I_{CC} vs Frequency, refer to Figures 8 and 9.

 $[\]ddagger$ The $t_{sk(0)}$ specification is only valid for equal loading of all outputs.

NOTES: 6. The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 133 MHz, Z_O = 50 Ω , $t_f \leq$ 1.2 ns. $t_f \leq$ 1.2 ns.
- C. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





Figure 2. Phase Error and Skew Calculations




TYPICAL CHARACTERISTICS



STATIC PHASE ERROR vs SUPPLY VOLTAGE AT FBOUT

Figure 3




NOTES: A. Trace length FBOUT to FBIN = 5 mm, Z_O = 50 Ω


B. $C_{(LY)} = Lumped$ capacitive load Y_{1-n}

C. $C_{(LF_X)}$ = Lumped feedback capacitance at FBOUT = FBIN

STATIC PHASE ERROR VS LOAD CAPACITANCE




STATIC PHASE ERROR vs CLOCK FREQUENCY





TYPICAL CHARACTERISTICS








Figure 9

NOTES: A. Trace length FBOUT to FBIN = 5 mm, Z_O = 50 Ω

- B. Total current = ICC + AICC
- C. $C_{(LY)} = Lumped$ capacitive load Y_{1-n}
- D. $C_{(LF_X)}$ = Lumped feedback capacitance at FBOUT = FBIN




MECHANICAL INFORMATION

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PIN SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated