
File Number 1786

CD54/74HC4511 CD54/74HCT4511

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

BCD-to-7 Segment Latch/ Decoder/Drivers



Type Features:

9205-25087

- High-output sourcing capability-7.5 mA @ 4.5 V,
 10 mA @ 6 V (HC4511)
- Input latches for BCD code storage
- Lamp test and blanking capability

The RCA CD54/74HC4511 and CD54/74HCT4511 are BCD-to-7 segment latch/decoder/drivers having four address inputs (D₀-D₃), active "Low" blanking and lamp test inputs, and a latch enable input which, when "High", enables the latches to store the BCD inputs. When Latch Enable is "Low", the latches are disabled, making the outputs transparent to the BCD inputs.

These devices have standard-size output transistors but are capable of sourcing (at standard V_{OH} levels) up to 7.5 mA at 4.5 V. The HC types can supply up to 10 mA at 6 V.

The CD54HC/HCT4511 are supplied in 16-lead ceramic dual-in-line packages (F suffix). The CD74HC/HCT4511 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).


TRUTH TABLE

LE	BI	ĒΤ	D ₃	D ₂	D ₁	D ₀	a	ь	c	đ	e	1	g	Display
Х	Х	L	Х	Х	Х	Х	н	Н	Н	Н	Н	Н	Н	8
X	L	н	Х	Х	X	Х	L	L	L	L	L	L	L	Blank
L	н	н	L	L	Ł	L	н	Н	Н	н	н	н	L	0
L	н	н	L	L	L	Н	L	Н	Н	L	L	L	Ł	1
L	н	H	L	L	Н	L	Н	Н	L	Н	Н	L	Н	2
L	н	H	L	L	Н	H	Н	Н	Н	н	L	L	Н	3
L	Н-	Н	L	н	L	L	L	Н	Н	L	L	Н	Н	4
ļ L	н	H	L	Н	L	н	Н	L	Н	Н	L	Н	Н	5
L	Н	н	L	Н	Н	L	L	Ł	Н	Н	Н	Н	Н	6
L	H	H	Ł	н	н	H	н	Н	Н	L	Ł	L	L	7
L	н	н	Н	L	L	L	н	Н	Н	Н	Н	Н	Н	8
L	н	Н	н	L	L	Н	Н	Н	н	L	L	Н	Н	9
L	н	H	Н	L	Н	Ł	L	Ł	L	L	L.	L	Ł	Blank
L	н	H	н	L	Н	Н	L	Ł	Ł	L	Ł	L	L	Blank
L	Н	H	H	Н	L	L	L	l.	L	L	Ĺ	L	L	Blank
L	н	Н	н	Н	J.L	Н	L	L	L	Ł	L	L	L	Blank
L	н	н	н	Н	Н	L	L	L	L	Ł	L	Ł	L	Blank
L	н	Н	Н	Н	Н	Н	L	L	Ł	L	L	L	L	Blank
Щ	Н	Н	X.	Х	X	X	L			•				•

X = Don't Care.

Family Features:

- Fanout (over temperature range):
 Standard outputs 10 LSTTL loads
 Bus driver outputs 15 LSTTL loads
- Wide operating temperature range: CD74HC/HCT: -40 to +85°C
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL logic ICs
- Alternate source is Philips/Signetics
- CD54HC/CD74HC types: 2 to 6 V operation High noise immunity: N_{IL}=30%, N_{IH}=30% of V_{CC}; @ V_{CC}=5 V
- CD54HCT/CD74HCT types: 4.5 to 5.5 V operation Direct LSTTL input logic compatibility V_{IL}=0.8 V max., V_{IH}=2 V min. CMOS input compatibility I₁≤1 µA @ Vol., VoH



TERMINAL ASSIGNMENT

^{*}Depends on BCD code previously appied when LE = L. Note: Display is blank for all illegal input codes (BCD > HLLH)

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (Vcc):	
(Voltages referenced to ground)	0.5 to +7 V
DC INPUT DIODE CURRENT, I_{iK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} +0.5$ V)	±20 mA
DC OUTPUT DIODE CURRENT, lox (FOR Vo < -0.5 V OR Vo > Vcc +0.5 V)	
DC DRAIN CURRENT, PER OUTPUT (Io) (FOR -0.5 V < Vo < Vcc +0.5 V)	±25 mA
DC Vcc OR GROUND CURRENT (lcc)	±50 mA
POWER DISSIPATION PER PACKAGE (PD):	
For T _A = -40 to +60°C (PACKAGE TYPE E)	500 mW
For T _A = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -55 to +100°C (PACKAGE TYPE F,H)	
For T _A = +100 to +125°C (PACKAGE TYPE F,H)	
For T _A = -40 to +70°C (PACKAGE TYPE M)	
For T _A = +70 to +125°C (PACKAGE TYPE M)	Derate Linearly at 6 mW/°C to 70 mW
OPERATING-TEMPERATURE RANGE (TA):	
PACKAGE TYPE F,H	55 to +125°C
PACKAGE TYPE E,M	40 to +85°C
STORAGE TEMPERATURE (T _{stg})	
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 \pm 1/32 in. (1.59 \pm 0.79 mm) from case for 10 s max	+265°C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm)	
with solder contacting lead tips only	+300°C




Fig. 1 - Logic diagram.

STATIC ELECTRICAL CHARACTERISTICS

	CD74HC4511/CD54HC4511											C	:D74I	HCT4	511/C	D54H	ICT4	511			
			TEST CONDITIONS			74HC/54HC TYPES		1	74HC 54HC TYPES TYPES		.	TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES		54HCT TYPES		UNITS
CHARACTERIST	C	V ₁ I ₀		Vcc	,	∙25° C	;	-40/ +85°C		-5: +12!		V ₁	Vcc	+25°C		:	`	-40/ +85° C		5/ 5°C	
		v	mA	v	Min	Тур	Max	Min	Max	Min	Max	V	٧	Min	Тур	Max	Min	Max	Min	Max	
High-Level				2	1.5	_		1.5	_	1.5	_		4.5								
Input Voltage	VIH			4.5	3.15	_	_	3.15		3.15		_	to	2	-	-	2	-	2	-	V
				6	4.2	_	_	4.2		4.2			5.5				_		_		
Low-Level				2	-	-	0.5	-	0.5		0.5	•	4.5			١					.,
Input Voltage	VIL			4.5		_	1.35	_	1.35		1.35	_	to	-	_	0.8	-	8.0		0.8	V
`				6	<u> </u>	_	1.8	_	1.8		1.8		5.5	ļ				├	-	 	
High-Level		ViL		2	1.9	-	ļ <u> —</u>	1.9	-	1.9	<u> </u>	VIL		l.,		1	4.4		١.,		v
Output Voltage	VoH	or	-0.02	4.5	4.4		-	4.4	=	4.4		or	4.5	4.4	-		4.4	-	4,4	-	\
CMOS Loads		Vin		6	5.9	_	-	5.9	<u> </u>	5.9	_	V _{IH}		├				\vdash	├	-	
TTL Loads		Vil	ļ <u>.</u>				_		<u> </u>			Vic	4.5	2.00		_	3.84	_	3.7		v
Non-Standard		or	-7.5	4.5	3.98	_		3.84	-	3.7		or	4.5	3.98	-	_	3.04	-	3.1	_	·
Output		ViH	-10	6	5.48	-	-	5.34	_	5.2	-	ViH	_	├	-	<u> </u>		 		-	
Low-Level		VIL		2	_	_	0.1		0.1	<u> </u>	0.1	ViL	4.5	l_	_	0.1		0.1	_	0.1	v
Output Voltage	Vol	or	0.02	4.5	├-	=	0.1	_	0.1	_	0.1	or	4.5	-	_	0.1	_	0.1	_	0.7	ľ
CMOS Loads		VIH	-	6	-	_	0.1	_	0.1		0.1	V _{IH}		-	-	-		-	 		
		Vil	<u> </u>	1.5	\vdash		0.26		0.33		0.4	O.	4.5	_		0.26	_	0.33	l _	0.4	v
TTL Loads		or	5.2	4.5 6	=		0.26		0.33	_	0.4	V _H	4.5	-	_	0.20		0.50		0.4	·
Standard Output		V _{IH}	5.2	-			0.26		0.33	_	0.4	Any	-		-			\vdash	 	1	
Input Leakage Current	l ₁	Vcc			i		1					Voltage									
Carrent	11	or		6	-	-	±0.1	-	±1	 	±1	Between	5.5	-		±0.1	-	±1	-	±1	μΑ
		Gnd			1		1					V _{cc} & Gnd	1								
Quiescent		Vcc	 	 	+		\vdash	\vdash		-		Vcc			 					1	
Device Current	lcc	or	0	6	_	_	8	_	80	_	160	or	5.5	_	_	В	_	80	_	160	μΑ
Device Ourient	100	Gnd	ľ	١			ľ					Gnd	}							1	
Additional		5.10	1	1	1	<u> </u>	L	L					\vdash	†		_	\vdash				
Quiescent Device													4.5							1	
Current per input]										V _{cc} -2.1	to	-	100	360	-	450	-	490	μΑ
pin: 1 unit load	Δlcc*												5.5								

^{*}For dual-supply systems theoretical worst case (V_1 = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
ĪT, ĪĒ	1.5
BI, Dn	0.3

^{*}Unit Load is ΔI_{cc} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25° C.

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIN	MITS	LIMITS	
CHARACTERISTIC	MIN.	MAX.	UNITS	
Supply-Voltage Range (For T _A =Full Package Temperature Range)				
Vcc:*				
CD54/74HC Types	2	6		
CD54/74HCT Types	4.5	5.5	V	
DC Input or Output Voltage, V _I , V _O	0	Vcc	V	
Operating Temperature, T _A :				
CD74 Types	-40	+85	1	
CD54 Types	-55	+125	°C	
Input Rise and Fall Times, t,t:			1	
at 2 V	0	1000		
at 4.5 V	0	500	ns	
at 6 V	0	400		

^{*}Unless otherwise specified, all voltages are referenced to Ground.

SWITCHING CHARACTERISTICS (Vcc=5 V, TA=25°C, Input t, t=6 ns)

			TYPICAL			
CHARACTERISTIC		C _L (pF)	нс	нст	UNITS	
Propagation Delay:	tplH		05	0.5		
D _n to Output	t _{PHL}	15	25	25	1	
	telh	15	23	23		
LE to Output	tpHL	15	23	23	ns	
	tесн	15	18	18	7 ''5	
BI to Output	t _{PHL}	'5	10	10		
	tpLH	15	13	13		
LT to Output	tehl	15	13	13		
Power Dissipation Capacitance*	CPD	_	114	110	pF	

^{*}CPD is used to determine the dynamic power consumption, per package.

fo = output frequency

C_L = output load capacitance

V_{cc} = supply voltage.


PRE-REQUISITE FOR SWITCHING FUNCTION

			LIMITS												
		TEST	25°C			-4	0°C t	o +85	°C	-55°C to +125°C				1	
CHARACTER	STIC	CONDITIONS	нс		Н	HCT		74HC		74HCT		54HC		54HCT	
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	1
Setup Time,	tsv	2	80	1 —	-	_	100	1 —		1 —	120	1 —	l —	-	
D_n to \overline{LE}		4.5	16	_	16	_	20	_	20	_	24	_	24	_	
		6	14	_		_	17		_	_	20		_	_	
Hold Time,	tн	2	3			1 —	3	_	_	<u> </u>	3	_	_	_	ns
D _n to LE		4.5	3	_	5	_	3	_	5	_	3	_	5	_	
		6	3	_		_	3	_	_	_	3		_	-	
Latch Enable		2	80	1-	_	_	100		_	 	120			_	1
Pulse Width,	tw	4.5	16	_	16	_	20	_	20	l —	24		24	-	MHz
		6	14	_	_		17	_	_	_	20	_		_	


 $P_D = C_{PD} V_{CC}^2 fi + \sum C_L V_{CC}^2 f_o$ where f_i = input frequency

SWITCHING CHARACTERISTICS (CL=50 pF, Input t,,t=6 ns)


			LIMITS													
				25	°C		-4	0°C t	o +85°	°C	-5	5°C to	+125	°C_]	
CHARACTERIS	STIC	VCC	НС		H	HCT		74HC		74HCT		54HC		1CT	UNITS	
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay,	tpLH	2	—	300	_	_		375		_	_	450	_			
D _n to Output	t _{PHL}	4.5	—	60	—	60	—	75	-	75	—	90	· —	90	ns	
·		6	—	51	_	—	—	64	_	_	 	77		<u> </u>		
	tpLH	2	—	270	_	_	_	340	_	_	—	405		-		
LE to Output	t _{PHL}	4.5		54	_	54		68	_	68		81	—	81	ns	
		6	l —	46	_	 	—	58	-	 		69				
	tpLH	2	 	220	_	_	_	275	_	T-	_	330	_	-		
BI to Output	t _{PHL}	4.5		44	l —	44	l —	55	_	55	—	66	—	66	ns	
•		6		37	_	—	—	47] —			56		<u> </u>		
	telH	2	1 –	160	_	_	_	200	T —	_	-	240	-	—		
LT to Output	t _{PHL}	4.5	l –	32	-	33	_	40	—	41	_	48	_	50	ns	
		6		27	—	_		34		<u> </u>		41				
	t _{THL}	2	<u> </u>	75	1-	_		95	_	_	_	110	-	-		
Transition Time t _{TLH}		4.5	_	15		15	_	19	-	19	_	22	—	22	ns	
		6	_	13	—	—	—	16	<u> </u>	<u> </u>	_	19	<u> </u>	_		
Input Capacitance	Cı		1-	10	_	10	<u> </u>	10	_	10		10	_	10	pF	




Input (Dn, $\widetilde{LT})$ to output propagation delays and output transition times



Input (LE) to output propagation delays and latch enable pulse width



Input (B1) to output propagation delays.



The shaded areas indicate when the input is permitted to change for predictable output performance.

Waveforms showing the data set-up and hold times for Dn input to \overline{LE} input.

	54/74HC	54/74HCT
Input Level	Vcc	3 V
Switching Voltage, Vs	50% V _{cc}	1.3 V

Fig. 2 - AC waveforms.

92CM-39899

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated