UMENTS Data sheet acquired from Harris Semiconductor SCHS082C - Revised October 2003

# **CMOS 8-Bit Priority** Encoder

High-Voltage Types (20-Volt Rating)


CD4532B consists of combinational logic that encodes the highest priority input (D7-D0) to a 3-bit binary code. The eight inputs, D7 through D0, each have an assigned priority; D7 is the highest priority and D0 is the lowest. The priority encoder is inhibited when the chip-enable input El is low. When E<sub>1</sub> is high, the binary representation of the highest-priority input appears on output lines Q2-Q0, and the group select line GS is high to indicate that priority inputs are present. The enable-out (EO) is high when no priority inputs are present. If any one input is high,  ${\rm E}_{\rm O}$  is low and all cascaded lower-order stages are disabled.

The CD4532B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

#### Features:

- Converts from 1 of 8 to binary
- Provides cascading feature to handle any number of inputs
- Group select indicates one or more priority inputs
- Standardized, symmetrical output characteristics
- = 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package temperature range; 100 nA at 18 V and 25°C
- Noise margin (full-package-temperature rance):
  - 0.5 V at V<sub>DD</sub> = 5 V

  - 1.5 V at  $V_{DD} = 10 V$ 1.5 V at  $V_{DD} = 15 V$
- = 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"
- Applications:
- Priority encoder
- Binary or BCD encoder (keyboard encoding)
- Floating point arithmetic



SELECT

#### **RECOMMENDED OPERATING CONDITIONS**

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

FUNCTIONAL DIAGRAM

9205-26360


Characteristic	Min.	Max	Units
Supply Voltage Range (for T <sub>A</sub> =	3	18	v
Full Package Temp. Range)			

#### MAXIMUM RATINGS, Absolute-Maximum Values:

VOLTAGE (VDS)-V Fig. 1 — Typical output low (sink) current

characteristics.

..... N. ..... . .











Fig. 3 - Typical output high (source) current characteristics.


Copyright © 2003, Texas Instruments Incorporated

#### **STATIC ELECTRICAL CHARACTERISTICS**

CHARACTER-	CONE	DITION	IS	LIMITS AT INDICATED TEMPERATURES (°C)							UNITS		
ISTIC	vo	VIN	VDD			·			+25		UNITS		
	(V)	(V)	(V)	55	-40	+85	+125	Min.	Тур.	Max.			
Quiescent Device	-	0,5	5	5	5	150	150	1	0.04	5			
Current,	-	0,10	10	10	10	300	300		0.04	10	μA		
IDD Max.	-	0,15	15	20	20	600	600	-	0.04	20	μΑ		
		0,20	20	100	100	3000	3000	-	0.08	100			
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-			
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6		÷ 4		
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-			
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mA		
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	. 7			
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	1 <del></del>	н. 1		
IOH Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-			
Output Voltage:	_	0,5	5		0	.05			0	0.05			
Low-Level, VOL Max.	-	0,10	10		0	.05		_	0	0.05			
VUL Wax.	-	0,15	15		0	.05		-	0	0.05	v		
Output Voltage:	-	0,5	5		4	.95		4.95	5	-	•		
High-Level,		0,10	10		9	.95		9.95	10	-			
VOH Min.	-	0,15	15		14	1.95		14.95	15	-			
Input Low	0.5, 4.5		5			1		-	-	1.5			
Voltage,	1, 9	·	10		2	.5		-	-	3			
VIL Max.*	1.5,13.5	-	15			3		-	-	4	v		
Input High Voltage, VIH Min.*	0.5, 4.5	-	5			4		3.5	-	—	ľ		
	1, 9		10		7	.5		7	_				
	1.5,13.5	-	15		1	2		11	—	—			
Input Current IIN Max.		0,18	18	±0.1	±0.1	±1	±1	-	±10 <sup>-5</sup>	±0.1	μA		




191 H \*One input is tested at a time; other inputs should be at  $V_{DD}$  or  $V_{SS}$ . For testing all inputs at  $V_{IL}$  and  $V_{IH}$  levels, THE (PHIL VE I AV LOAD CAL ACITANCE (CL) --- PF 92CS-26363 Fig. 6 - Typical propagation delay (E; to GS, E; to E) vs. load capacitance.




use 20%/80% V<sub>DD</sub>.

# DYNAMIC ELECTRICAL CHARACTERISTICS at TA=25°C; CL=50 pF, Input $t_r, t_f$ = 20 ns, RL=200 K $\Omega$


CHARACTERISTIC	TEST CONDITIONS	LIN	UNITS		
	VOLTS	TYP.	MAX.		
Propagation Delay Time tPHL, tPLH	5	110	220		
EI to EO, EI to GS	10	55	110		
	15	45	85		
	5	170	340		
Et to Qm, Dn to GS	10	85	170	ns	
	15	65	125	· · ·	
	5	220	440		
Dn to QM	10	110	220		
	15	85	160	·~ .	
	5	100	200		
Transition Time tTHL, tTLH	10	50	100	ns	
	15	40	80	•	
Input Capacitance CIN	Any Input	5	7.5	pF	






TRU		

Input								C	Dutput				
ε <sub>l</sub>	D7	D6	D5	D4	D3	D2	D1	D0	GS	02	01	Q0	EO
0	X	X	X	X	X	X	X	X	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0	0	1
1	1	<b>X</b> .	X	X	X	X	X	Х	1	1	1	1	0
1	0	1	X	X	X	X	X	X	1	5 T.J.	1	0	0
1	0	σ	1	X	X	X	X	X	1	1	0	1	0
1	0	0	0	1	X	x	<b>X</b> 1	х	1	1	0	0	0
1	0	0	0	0	1	X	X	Х	1	0	1	1	0
1	0	0	0	0	0	1	X	x	1	0	1	0	0
1	0	0	0	0	0	0	1	х	1	0	0	1	0
1	0	0	0	0	0	0	0	1	1	0	0	0	0
X = Don't Care Logic 1 ≡ High								Log	ic 0 ≡	Low			



3



FREQUENCY (1)

Fig. 10 - Typical dynamic power dissipation vs. frequency.

k Hz

9205-26365




Fig. 12 - Quiescent device current test circuit.




Fig. 13 – Input voltage test circuit.





Fig. 14 - Input current test circuit.



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3} \text{ inch})$ .

Dimensions and pad layout for CD4532BH.





Fig. 15 — 16-level priority encoder.





	Input										Out	tput		
D9	D8	D7	D6	D5	D4	D3	D2	D1	DO	GS	σ3.	Q2'	01'	00'
1	х	X	X	X	X	X	X	х	X	0	1	0	0	1
0	1	X	X.	X	X	X	X	X	X	0	1	0	0	0
0	0	1	X	X	X	X	X	X	X	1-	0	1	1	1
0	0	0	1 1	X	X	X	X	X	X	1	0	1	1	÷ 0.
0	0	0	0	1	X	X I	X	X	X	1	0	1	0	1
0	0	0	0	0	1	X	<b>X</b> -	X	X	1	0	1	0	0
0	0	0	0	0	0	- 1	X	X	X	1	0.	0	1	1
0	0	0	0	0	0	0	1	X	X	1	. 0.	0	1	0
0	0	0	0	0.	0	.0	0	1	X	1	0	0	0	1
0	0	0	0	0	0	0	0	0	1	1	0	0	0	0
X =	Don	't Care Logic 1 ≡ High								L	ogic O I	≣.Lo		

Fig.16 - 0-to-9 keyboard encoder.

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

MPDI002C - JANUARY 1995 - REVISED DECEMBER 20002

## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

/д.

- B. This drawing is subject to change without notice.
- /C Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).
  - The 20 pin end lead shoulder width is a vendor option, either half or full width.




# **MECHANICAL DATA**

MSOI002B - JANUARY 1995 - REVISED SEPTEMBER 2001

#### PLASTIC SMALL-OUTLINE PACKAGE

## D (R-PDSO-G\*\*) 8 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012



## MECHANICAL DATA

## PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# **MECHANICAL DATA**

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

# PW (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated